Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Performance CMOS voltage level-up shifter circuit topology using pre-drive pull-up transistors

Patent ·
OSTI ID:1771623

In a first example a voltage level-shifting device includes a level-shifting stage circuit. The level-shifting stage circuit includes a first level-shifting inverter circuit to invert a buffered input signal to drive a first internal node, a second level-shifting inverter circuit to invert a buffered inverted input signal to drive a second internal node, a first pre-drive circuit that receives the buffered inverted input signal, and drives the second internal node based on the state of the buffered inverted input signal, and a second pre-drive circuit that receives the buffered input signal, and drives the first internal node based on the state of the buffered input signal.

Research Organization:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC52-07NA27344
Assignee:
Hewlett-Packard Development Company, L.P. (Houston, TX)
Patent Number(s):
10,833,678
Application Number:
16/525,913
OSTI ID:
1771623
Country of Publication:
United States
Language:
English

Similar Records

Related Subjects