Latency-agnostic memory controller
Patent
·
OSTI ID:1735135
A computer-implemented method includes receiving, at a memory controller, a new transaction request referencing a new transaction to be executed on a memory. The memory includes two or more memory groups embodying two or more memory technologies, and the memory controller includes two or more group request queues with a respective group request queue corresponding to each memory group of the two or more memory groups. A memory group is selected, by the memory controller, from among the two or more memory groups. The transaction request is placed, by the memory controller, on the respective group request queue corresponding to the selected memory group. The new transaction is executed on the selected memory group. A new response to the new transaction is received, by the memory controller, from the selected memory group. The new response is returned.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 10,740,003
- Application Number:
- 15/933,420
- OSTI ID:
- 1735135
- Country of Publication:
- United States
- Language:
- English
Similar Records
Efficient accesses of data structures using processing near memory
Method and apparatus for reducing memory access latency
Prioritizing local and remote memory access in a non-uniform memory access architecture
Patent
·
2018
·
OSTI ID:1444107
Method and apparatus for reducing memory access latency
Patent
·
2019
·
OSTI ID:1600430
Prioritizing local and remote memory access in a non-uniform memory access architecture
Patent
·
2020
·
OSTI ID:1771644