Preemptive cache writeback with transaction support
Patent
·
OSTI ID:1600207
A method of preemptive cache writeback includes transmitting, from a first cache controller of a first cache to a second cache controller of a second cache, an unused bandwidth message representing an unused bandwidth between the first cache and the second cache during a first cycle. During a second cycle, a cache line containing dirty data is preemptively written back from the second cache to the first cache based on the unused bandwidth message. Further, the cache line in the second cache is written over in response to a cache miss to the second cache.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 10,452,548
- Application Number:
- 15/718,564
- OSTI ID:
- 1600207
- Country of Publication:
- United States
- Language:
- English
Similar Records
Dynamic cache bypassing
Masked fault detection for reliable low voltage cache operation
Checkpointing in speculative versioning caches
Patent
·
2020
·
OSTI ID:1637804
Masked fault detection for reliable low voltage cache operation
Patent
·
2022
·
OSTI ID:1986850
Checkpointing in speculative versioning caches
Patent
·
2013
·
OSTI ID:1093267