Fit Fly: A Case Study of Interconnect Innovation through Parallel Simulation

doi:10.1145/3316480.3325515

Title: Fit Fly: A Case Study of Interconnect Innovation through Parallel Simulation

Full Record
Other Related Research

Abstract

To meet the demand for exascale-level performance from high-performance computing (HPC) interconnects, many system architects are turning to simulation results for accurate and reliable predictions of the performance of prospective technologies. Testing full-scale networks with a variety of benchmarking tools, including synthetic workloads and application traces, can give crucial insight into what ideas are most promising without needing to physically construct a test network. While flexible, however, this approach is extremely compute time intensive. We address this time complexity challenge through the use of large-scale, optimistic parallel simulation that ultimately leads to faster HPC network architecture innovations. In this paper we demonstrate this innovation capability through a real-world network design case study. Specifically, we have simulated and compared four extreme-scale interconnects: Dragonfly, Megafly, Slim Fly, and a new dual-rail-dual-plane variation of the Slim Fly network topology. We present this new variant of Slim Fly, dubbed Fit Fly, to show how interconnect innovation and evaluation-beyond what is possible through analytic methods-can be achieved through parallel simulation. We validate and compare the model with various network designs using the CODES interconnect simulation framework. By running large-scale simulations in a parallel environment, we are able to quickly generate reliable performance results that canmore »« less

Authors:: McGlohon, Neil; Wolfe, Noah; Mubarak, Misbah; Carothers, Christopher

Publication Date:: 2019-01-01

Research Org.:: Argonne National Lab. (ANL), Argonne, IL (United States)

Sponsoring Org.:: USDOE Office of Science - Office of Advanced Scientific Computing Research

OSTI Identifier:: 1574984

DOE Contract Number:: AC02-06CH11357

Resource Type:: Conference

Resource Relation:: Conference: 2019 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation, 06/03/19 - 06/05/19, Chicago, IL, US

Country of Publication:: United States

Language:: English

Subject:: High Performance Computing; Interconnection Networks; Modeling; Parallel Discrete Event Simulation

Citation Formats


                    McGlohon, Neil, Wolfe, Noah, Mubarak, Misbah, and Carothers, Christopher. Fit Fly: A Case Study of Interconnect Innovation through Parallel Simulation.  United States: N. p., 2019. 
        Web.  doi:10.1145/3316480.3325515.

Copy to clipboard


                    McGlohon, Neil, Wolfe, Noah, Mubarak, Misbah, & Carothers, Christopher. Fit Fly: A Case Study of Interconnect Innovation through Parallel Simulation.  United States.  doi:10.1145/3316480.3325515.

Copy to clipboard


                    McGlohon, Neil, Wolfe, Noah, Mubarak, Misbah, and Carothers, Christopher. Tue .  
        "Fit Fly: A Case Study of Interconnect Innovation through Parallel Simulation".  United States.  doi:10.1145/3316480.3325515.

Copy to clipboard


                    
@article{osti_1574984,

  title        = {Fit Fly: A Case Study of Interconnect Innovation through Parallel Simulation},

  author       = {McGlohon, Neil and Wolfe, Noah and Mubarak, Misbah and Carothers, Christopher},

  abstractNote = {To meet the demand for exascale-level performance from high-performance computing (HPC) interconnects, many system architects are turning to simulation results for accurate and reliable predictions of the performance of prospective technologies. Testing full-scale networks with a variety of benchmarking tools, including synthetic workloads and application traces, can give crucial insight into what ideas are most promising without needing to physically construct a test network. While flexible, however, this approach is extremely compute time intensive. We address this time complexity challenge through the use of large-scale, optimistic parallel simulation that ultimately leads to faster HPC network architecture innovations. In this paper we demonstrate this innovation capability through a real-world network design case study. Specifically, we have simulated and compared four extreme-scale interconnects: Dragonfly, Megafly, Slim Fly, and a new dual-rail-dual-plane variation of the Slim Fly network topology. We present this new variant of Slim Fly, dubbed Fit Fly, to show how interconnect innovation and evaluation-beyond what is possible through analytic methods-can be achieved through parallel simulation. We validate and compare the model with various network designs using the CODES interconnect simulation framework. By running large-scale simulations in a parallel environment, we are able to quickly generate reliable performance results that can help network designers break ground on the next generation of high-performance network designs.},

  doi          = {10.1145/3316480.3325515},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2019},

  month        = {1}

}

Copy to clipboard

Conference:

DOI: 10.1145/3316480.3325515

Other availability

Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share:

Export Metadata

Save to My Library

Similar records in OSTI.GOV collections:

Modeling Large-Scale Slim Fly Networks Using Parallel Discrete-Event Simulation

Journal Article Wolfe, Noah ; Mubarak, Misbah ; Carothers, Christopher D. ; ... - ACM Transactions on Modeling and Computer Simulation

As supercomputers approach exascale performance, the increased number of processors translates to an increased demand on the underlying network interconnect. We present that the slim fly network topology, a new low-diameter, low-latency, and low-cost interconnection network, is gaining interest as one possible solution for next-generation supercomputing interconnect systems. In this article, we present a high-fidelity slim fly packet-level model leveraging the Rensselaer Optimistic Simulation System (ROSS) and Co-Design of Exascale Storage (CODES) frameworks. We validate the model with published work before scaling the network size up to an unprecedented 1 million compute nodes and confirming that the slim fly observesmore »« less
Cited by 2
DOI: 10.1145/3203406

Full Text Available
Modeling a Million-Node Slim Fly Network Using Parallel Discrete-Event Simulation

Conference Wolfe, Noah ; Carothers, Christopher ; Mubarak, Misbah ; ...

As supercomputers close in on exascale performance, the increased number of processors and processing power translates to an increased demand on the underlying network interconnect. The Slim Fly network topology, a new lowdiameter and low-latency interconnection network, is gaining interest as one possible solution for next-generation supercomputing interconnect systems. In this paper, we present a high-fidelity Slim Fly it-level model leveraging the Rensselaer Optimistic Simulation System (ROSS) and Co-Design of Exascale Storage (CODES) frameworks. We validate our Slim Fly model with the Kathareios et al. Slim Fly model results provided at moderately sized network scales. We further scale the modelmore »« less
DOI: 10.1145/2901378.2901389

Full Text Available
Enabling parallel simulation of large-scale HPC network systems

Journal Article Mubarak, Misbah ; Carothers, Christopher D. ; Ross, Robert B. ; ... - IEEE Transactions on Parallel and Distributed Systems

Here, with the increasing complexity of today’s high-performance computing (HPC) architectures, simulation has become an indispensable tool for exploring the design space of HPC systems—in particular, networks. In order to make effective design decisions, simulations of these systems must possess the following properties: (1) have high accuracy and fidelity, (2) produce results in a timely manner, and (3) be able to analyze a broad range of network workloads. Most state-of-the-art HPC network simulation frameworks, however, are constrained in one or more of these areas. In this work, we present a simulation framework for modeling two important classes of networks usedmore »« less
Cited by 2
DOI: 10.1109/TPDS.2016.2543725

Full Text Available
2011 Computation Directorate Annual Report

Technical Report Crawford, D L

From its founding in 1952 until today, Lawrence Livermore National Laboratory (LLNL) has made significant strategic investments to develop high performance computing (HPC) and its application to national security and basic science. Now, 60 years later, the Computation Directorate and its myriad resources and capabilities have become a key enabler for LLNL programs and an integral part of the effort to support our nation's nuclear deterrent and, more broadly, national security. In addition, the technological innovation HPC makes possible is seen as vital to the nation's economic vitality. LLNL, along with other national laboratories, is working to make supercomputing capabilitiesmore »« less
DOI: 10.2172/1047770

Full Text Available
Reconfigurable Hybrid Interconnection for Static and DynamicScientific Applications

Conference Kamil, Shoaib ; Pinar, Ali ; Gunter, Daniel ; ...

As we enter the era of petascale computing, system architects must plan for machines composed of tens of thousands or even hundreds of thousands of processors. Although fully connected networks such as fat-tree interconnects currently dominate HPC network designs, such approaches are inadequate for thousands of processors due to the superlinear growth of component costs. Traditional low-degree interconnect topologies, such as the 3D torus, have reemerged as a competitive solution because the number of switch components scales linearly with the node count, but such networks are poorly suited for the requirements of many scientific applications. We present our latest workmore »« less
Full Text Available

Similar Records