Field programmable gate array bitstream verification
Patent
·
OSTI ID:1568209
Described herein are various technologies pertaining to confirming an integrity of a FPGA. A verifier circuit is placed into an FPGA bitstream to enable external verification of the FPGA configuration in real time without requiring readout of the FPGA configuration itself. Number generators are utilized to generate a key which is shared between the FPGA and an external verification component (VC). The key is utilized to configure an initial state of sequence registers respectively located on both the FPGA and the VC. When the FPGA is operating with an approved configuration, output from the sequence registers at the FPGA and the VC are the same.
- Research Organization:
- Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-94AL85000
- Assignee:
- National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM)
- Patent Number(s):
- 10,262,098
- Application Number:
- 14/927,046
- OSTI ID:
- 1568209
- Country of Publication:
- United States
- Language:
- English
Similar Records
Theory and implementation of a very high throughput true random number generator in field programmable gate array
Floating-Point Units and Algorithms for field-programmable gate arrays
Evaluation of soft-core processors on a Xilinx Virtex-5 field programmable gate array.
Journal Article
·
2016
· Review of Scientific Instruments
·
OSTI ID:22597138
Floating-Point Units and Algorithms for field-programmable gate arrays
Software
·
2005
·
OSTI ID:1230824
Evaluation of soft-core processors on a Xilinx Virtex-5 field programmable gate array.
Technical Report
·
2011
·
OSTI ID:1013229