Register files for I/O packet compression
Patent
·
OSTI ID:1531363
Systems, apparatuses, and methods for reducing inter-node bandwidth are contemplated. A computer system includes requesting nodes sending transactions to target nodes. A requesting node sends a packet that includes a register identifier (ID) in place of a data value in the packet. The register ID indicates a register in the target node storing the data value. The register ID uses fewer bits in the packet than the data value. The data value may be a memory address referencing a memory location in the target node. The received packet may also include an opcode indicating an operation to perform on the targeted data value.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344; B608045
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 10,079,916
- Application Number:
- 15/138,485
- OSTI ID:
- 1531363
- Resource Relation:
- Patent File Date: 2016-04-26
- Country of Publication:
- United States
- Language:
- English
Similar Records
In-memory interconnect protocol configuration registers
Data flow machine for data driven computing
Direct match data flow memory for data driven computing
Patent
·
Tue Sep 19 00:00:00 EDT 2017
·
OSTI ID:1531363
Data flow machine for data driven computing
Patent
·
Fri Jul 22 00:00:00 EDT 1988
·
OSTI ID:1531363
Direct match data flow memory for data driven computing
Patent
·
Tue Oct 07 00:00:00 EDT 1997
·
OSTI ID:1531363