skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Ultra-low power processor-in-memory architecture

Abstract

An apparatus including a memory array comprising a plurality of rows and a plurality of columns. A switch electrically connects to a particular row of the plurality of rows of the memory array per cycle. An energy storage unit is electrically connected to the memory array through the switch, wherein the energy storage unit is electrically connected in a series with an effective capacitance between ground and the particular row of the plurality of rows of the memory array to which the switch is connected to recycle energy from the memory array.

Inventors:
Publication Date:
Research Org.:
Sandia National Laboratories (SNL), Albuquerque, NM, and Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1482180
Patent Number(s):
10,083,080
Application Number:
15/824,879
Assignee:
National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM) SNL
DOE Contract Number:  
AC04-94AL85000; NA0003525
Resource Type:
Patent
Resource Relation:
Patent File Date: 2017 Nov 28
Country of Publication:
United States
Language:
English

Citation Formats

DeBenedictis, Erik. Ultra-low power processor-in-memory architecture. United States: N. p., 2018. Web.
DeBenedictis, Erik. Ultra-low power processor-in-memory architecture. United States.
DeBenedictis, Erik. Tue . "Ultra-low power processor-in-memory architecture". United States. doi:. https://www.osti.gov/servlets/purl/1482180.
@article{osti_1482180,
title = {Ultra-low power processor-in-memory architecture},
author = {DeBenedictis, Erik},
abstractNote = {An apparatus including a memory array comprising a plurality of rows and a plurality of columns. A switch electrically connects to a particular row of the plurality of rows of the memory array per cycle. An energy storage unit is electrically connected to the memory array through the switch, wherein the energy storage unit is electrically connected in a series with an effective capacitance between ground and the particular row of the plurality of rows of the memory array to which the switch is connected to recycle energy from the memory array.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Sep 25 00:00:00 EDT 2018},
month = {Tue Sep 25 00:00:00 EDT 2018}
}

Patent:

Save / Share:

Works referenced in this record:

Improvement of Electronic-Computer Reliability through the Use of Redundancy
journal, September 1961

  • Brown, W. G.; Tierney, J.; Wasserman, R.
  • IEEE Transactions on Electronic Computers, Vol. EC-10, Issue 3, p. 407-416
  • DOI: 10.1109/TEC.1961.5219229

Self-checked computation using residue arithmetic
journal, January 1966

  • Watson, R. W.; Hastings, C. W.
  • Proceedings of the IEEE, Vol. 54, Issue 12, p. 1920-1931
  • DOI: 10.1109/PROC.1966.5275

In Quest of the �Next Switch�: Prospects for Greatly Reduced Power Dissipation in a Successor to the Silicon Field-Effect Transistor
journal, December 2010


1.1 TMACS/mW Fine-Grained Stochastic Resonant Charge-Recycling Array Processor
journal, April 2012

  • Karakiewicz, Rafal; Genov, Roman; Cauwenberghs, Gert
  • IEEE Sensors Journal, Vol. 12, Issue 4, p. 785-792
  • DOI: 10.1109/JSEN.2011.2113393

A low-power sense amplifier for adiabatic memory using memristor
conference, December 2012


Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects
conference, January 2009


Mapping irregular applications to DIVA, a PIM-based data-intensive architecture
conference, January 1999