A Digitally Interfaced Analog Correlation Filter System for Object Tracking Applications

doi:https://doi.org/10.1109/TCSI.2018.2819962

Title: A Digitally Interfaced Analog Correlation Filter System for Object Tracking Applications

Full Record
Other Related Research

Abstract

This study reports a 24×57 correlation filter system for object tracking applications. While digital interfacing of the input and output data enabled a standard and flexible way of communication with pre- and post-processing digital blocks, the multiply-accumulate (MAC) operations were performed in the analog domain to save power and area. The proposed system utilizes non-volatile floating-gate memories to store filter coefficients. The chip was fabricated in a 0.13- μm CMOS process and occupies 3.23 mm ² of silicon area. The system dissipates 388.4 μW of power at a throughput of 11.3 kVec/s, achieving an energy efficiency of 25.2 pJ/MAC. Finally, experimental results for a custom filter designed to detect vehicles are presented.

Authors:

^[1]; Poore, Nicholas Conley ^[1]; Liu, Peixing ^[1]; Yang, Tan ^[1]; Britton, Charles ^[2]; Bolme, David S. ^[2]; Mikkilineni, Aravind K. ^[2]; Holleman, Jeremy ^[3]

Univ. of Tennessee, Knoxville, TN (United States)
Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)
Univ. of Tennessee, Knoxville, TN (United States); Univ. of North Carolina, Charlotte, NC (United States)

Publication Date:: 2018-04-11

Research Org.:: Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States); Univ. of Tennessee, Knoxville, TN (United States)

Sponsoring Org.:: USDOE; Defense Advanced Research Projects Agency (DARPA) (United States)

OSTI Identifier:: 1464004

Grant/Contract Number:: AC05-00OR22725; HR0011-13-2-0016

Resource Type:: Journal Article: Accepted Manuscript

Journal Name:: IEEE Transactions on Circuits and Systems I: Regular Papers

Additional Journal Information:: Journal Volume: 65; Journal Issue: 9; Journal ID: ISSN 1549-8328

Publisher:: IEEE

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING; analog signal processing; analog computing; correlation filter; floating-gate memory; digital interface; object tracking

Citation Formats


                    Judy, Mohsen, Poore, Nicholas Conley, Liu, Peixing, Yang, Tan, Britton, Charles, Bolme, David S., Mikkilineni, Aravind K., and Holleman, Jeremy. A Digitally Interfaced Analog Correlation Filter System for Object Tracking Applications.  United States: N. p., 2018. 
        Web.  doi:10.1109/TCSI.2018.2819962.

Copy to clipboard


                    Judy, Mohsen, Poore, Nicholas Conley, Liu, Peixing, Yang, Tan, Britton, Charles, Bolme, David S., Mikkilineni, Aravind K., & Holleman, Jeremy. A Digitally Interfaced Analog Correlation Filter System for Object Tracking Applications.  United States.  https://doi.org/10.1109/TCSI.2018.2819962

Copy to clipboard


                    Judy, Mohsen, Poore, Nicholas Conley, Liu, Peixing, Yang, Tan, Britton, Charles, Bolme, David S., Mikkilineni, Aravind K., and Holleman, Jeremy. Wed .  
        "A Digitally Interfaced Analog Correlation Filter System for Object Tracking Applications".  United States.  https://doi.org/10.1109/TCSI.2018.2819962.  https://www.osti.gov/servlets/purl/1464004.

Copy to clipboard


                    
@article{osti_1464004,

  title        = {A Digitally Interfaced Analog Correlation Filter System for Object Tracking Applications},

  author       = {Judy, Mohsen and Poore, Nicholas Conley and Liu, Peixing and Yang, Tan and Britton, Charles and Bolme, David S. and Mikkilineni, Aravind K. and Holleman, Jeremy},

  abstractNote = {This study reports a 24×57 correlation filter system for object tracking applications. While digital interfacing of the input and output data enabled a standard and flexible way of communication with pre- and post-processing digital blocks, the multiply-accumulate (MAC) operations were performed in the analog domain to save power and area. The proposed system utilizes non-volatile floating-gate memories to store filter coefficients. The chip was fabricated in a 0.13- μm CMOS process and occupies 3.23 mm 2 of silicon area. The system dissipates 388.4 μW of power at a throughput of 11.3 kVec/s, achieving an energy efficiency of 25.2 pJ/MAC. Finally, experimental results for a custom filter designed to detect vehicles are presented.},

  doi          = {10.1109/TCSI.2018.2819962},

  url          = {https://www.osti.gov/biblio/1464004},
  journal      = {IEEE Transactions on Circuits and Systems I: Regular Papers},

  issn         = {1549-8328},

  number       = 9,

  volume       = 65,

  place        = {United States},

  year         = {2018},

  month        = {4}

}

Copy to clipboard

Journal Article:

Free Publicly Available Full Text

Accepted Manuscript (DOE)

Publisher's Version of Record

https://doi.org/10.1109/TCSI.2018.2819962

Other availability

Search WorldCat to find libraries that may hold this journal

Save / Share:

Export Metadata

Save to My Library

Similar records in OSTI.GOV collections:

A monolithic CMOS 16 channel, 12 bit, 10 microsecond analog-to-digital converter integrated circuit

Conference Milgrome, O B ; Kleinfelder, S A - IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)

A monolithic CMOS 16 channel, 12 bit, 10 microsecond analog-to-digital converter has been designed and tested. The circuit converts 16 channels in parallel via a single slope ramp and Gray code counter algorithm. When biased for 10.0 us conversions of a 2 V input range into 4,050 voltage bins, and ohmically connected to a computer, initial testing shows typical performance is a noise level of 0.3 bis rms, integral non-linearity of 4 bins, adjacent channel crosstalk effects less than 1 bin, and total chip power consumption of 110 mW. The chip contains 16 sample and hold circuits, out of rangemore »« less
A CMOS time to digital converter IC with 2 level analog CAM

Journal Article Gerds, E J ; Van der Spiegel, J ; Van Berg, R ; ... - IEEE Journal of Solid-State Circuits (Institute of Electrical and Electronics Engineers); (United States)

A time to charge converter IC with an analog memory unit (TCCAMU) has been designed and fabricated in HP's CMOS 1.2-[mu]m n-well process. The TCCAMU is an event driven system designed for front end data acquisition in high energy physics experiments. The chip includes a time to charge converter, analog Level 1 and Level 2 associative memories for input pipelining and data filtering, and an A/D converter. The intervals measured and digitized range from 8--24 ns. Testing of the fabricated chip resulted in an LSB width of 107 ps, a typical differential nonlinearity of < 35 ps, and a typicalmore »« less
https://doi.org/10.1109/4.309902
Video-rate analog-to-digital conversion using pipelined architectures

Thesis/Dissertation Lewis, S H

The objective is to determine whether pipelined architectures are suitable and advantageous compared to other architectures for CMOS video-rate A/D conversion. To verify the main ideas about pipelined converters investigated here, an experimental, pipelined, 5 Ms/s, 9-bit A/D converter with digital correction was designed and fabricated in a 3-micron, CMOS technology. It requires 8500 mils{sup 2}, consumes 180 mW, and has an input capacitance of 3 pF. A fully differential architecture is used; only a 2-phase, nonoverlapping clock is required, and an on-chip, sample-and-hold (S/H) amplifier is included. There are 4 main conclusions: (1) pipelined architecture and digital-correction techniques aremore »« less
Systolic architectures based on barrel shifters for real-time digital signal processing

Thesis/Dissertation Chen, T

The throughput in real-time digital signal processing applications is limited by both the capability of the processors employed for number-crunching operations and the capacity of a supporting communications link. The systolic architectures eliminate the memory bandwidth problems by allowing multiple computations for each memory access and result in a speed-up in the execution time of compute-bound computations. However, the throughput rate in a systolic array is still limited by the computational time needed for one basic cell, which is composed of a multiplier and an accumulator. The multiplier in the basic cell requires either a large chip area if highmore »« less
A 12 bit analog to digital converter for VLSI applications in nuclear science

Conference Milgrome, O B ; Kleinfelder, S A ; Levi, M E - IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)

This paper reports on a high density monolithic analog to digital converter (ADC) that has been designed and tested. The ADC features small silicon area and low power consumption for use in multichannel circuits for massively parallel particle physics detectors. The tested chip contains a linear ramp, precision high speed comparators, a pipelined counter, and double buffering storage latches fabricated in a 2 micron 2 polysilicon complementary metal-oxide-semiconductor (CMOS) technology. The prototype integrated circuit successfully combines digital frequencies in excess of 70 Mhz, with analog signals smaller than 1 mV. Test results show 1/4096 rms errors at conversion rates abovemore »« less

Similar Records