skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: LMStr: An On-Chip Shared Hardware Controlled Scratchpad Memory for Multicore Processors.

Abstract

Abstract not provided.

Authors:
 [1];  [1];
  1. NMSU
Publication Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org.:
USDOE National Nuclear Security Administration (NNSA)
OSTI Identifier:
1463416
Report Number(s):
SAND2017-8113C
655804
DOE Contract Number:  
AC04-94AL85000
Resource Type:
Conference
Resource Relation:
Conference: Proposed for presentation at the Memsys 2017 held October 2 - July 5, 2017 in Washington, DC.
Country of Publication:
United States
Language:
English

Citation Formats

Siddique, Nafiul, Badawy, Hameed, and Cook, Jeanine. LMStr: An On-Chip Shared Hardware Controlled Scratchpad Memory for Multicore Processors.. United States: N. p., 2017. Web. doi:10.1145/3132402.3132440.
Siddique, Nafiul, Badawy, Hameed, & Cook, Jeanine. LMStr: An On-Chip Shared Hardware Controlled Scratchpad Memory for Multicore Processors.. United States. doi:10.1145/3132402.3132440.
Siddique, Nafiul, Badawy, Hameed, and Cook, Jeanine. Sat . "LMStr: An On-Chip Shared Hardware Controlled Scratchpad Memory for Multicore Processors.". United States. doi:10.1145/3132402.3132440. https://www.osti.gov/servlets/purl/1463416.
@article{osti_1463416,
title = {LMStr: An On-Chip Shared Hardware Controlled Scratchpad Memory for Multicore Processors.},
author = {Siddique, Nafiul and Badawy, Hameed and Cook, Jeanine},
abstractNote = {Abstract not provided.},
doi = {10.1145/3132402.3132440},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2017},
month = {7}
}

Conference:
Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share:

Works referenced in this record:


journal, November 2009

  • Shrivastava, A.; Kannan, A.
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28, Issue 11
  • DOI: 10.1109/TCAD.2009.2030592

An optimal memory allocation scheme for scratch-pad-based embedded systems
journal, November 2002

  • Avissar, Oren; Barua, Rajeev; Stewart, Dave
  • ACM Transactions on Embedded Computing Systems, Vol. 1, Issue 1
  • DOI: 10.1145/581888.581891

Scratchpad Memory Architectures and Allocation Algorithms for Hard Real-Time Multicore Processors
journal, June 2015


Why on-chip cache coherence is here to stay
journal, July 2012

  • Martin, Milo M. K.; Hill, Mark D.; Sorin, Daniel J.
  • Communications of the ACM, Vol. 55, Issue 7
  • DOI: 10.1145/2209249.2209269

Data Placement and Duplication for Embedded Multicore Systems With Scratch Pad Memory
journal, June 2013

  • Yibo Guo,
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 32, Issue 6
  • DOI: 10.1109/TCAD.2013.2238990

The structural simulation toolkit
journal, March 2011

  • Rodrigues, A. F.; CooperBalls, E.; Jacob, B.
  • ACM SIGMETRICS Performance Evaluation Review, Vol. 38, Issue 4
  • DOI: 10.1145/1964218.1964225

On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems
journal, July 2000

  • Panda, Preeti Ranjan; Dutt, Nikil D.; Nicolau, Alexandru
  • ACM Transactions on Design Automation of Electronic Systems, Vol. 5, Issue 3
  • DOI: 10.1145/348019.348570