Milestone M1 Report: HBM2/3 Evaluation on Many-core CPU WBS 2.4, Milestone ECP-MT-1000

doi:https://doi.org/10.2172/1455354

Title: Milestone M1 Report: HBM2/3 Evaluation on Many-core CPU WBS 2.4, Milestone ECP-MT-1000

Full Record
Other Related Research

Abstract

In HIHE01-1, "Evaluate a PathForward/Facilities memory-relevant performance study/analysis," we conducted a focused study on the performance differences between HBM2 and HBM3 as revealed through execution of representative benchmarks. We used measurements on an existing many-core system, Knight's Landing (KNL), to calibrate simulator settings, and then performed Structural Simulation Toolkit (SST) simulations of KNL-like CPUs that access future high bandwidth memories. This report documents our findings.

Authors:

Voskuilen, Gwendolyn Renae ^[1]; Gimenez, Alfredo ^[2]; Peng, Ivy ^[3]; Moore, Shirley ^[3]; Gokhale, Maya ^[2]

Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)

Publication Date:: 2018-06-08

Research Org.:: Sandia National Lab. (SNL-NM), Albuquerque, NM (United States); Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States); Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)

Sponsoring Org.:: USDOE National Nuclear Security Administration (NNSA); USDOE Office of Science (SC), Advanced Scientific Computing Research (ASCR) (SC-21)

OSTI Identifier:: 1455354

Report Number(s):: SAND2018-6370R
664429

DOE Contract Number:: AC04-94AL85000; NA0003525

Resource Type:: Technical Report

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Voskuilen, Gwendolyn Renae, Gimenez, Alfredo, Peng, Ivy, Moore, Shirley, and Gokhale, Maya. Milestone M1 Report: HBM2/3 Evaluation on Many-core CPU WBS 2.4, Milestone ECP-MT-1000.  United States: N. p., 2018. 
        Web.  doi:10.2172/1455354.

Copy to clipboard


                    Voskuilen, Gwendolyn Renae, Gimenez, Alfredo, Peng, Ivy, Moore, Shirley, & Gokhale, Maya. Milestone M1 Report: HBM2/3 Evaluation on Many-core CPU WBS 2.4, Milestone ECP-MT-1000.  United States.  https://doi.org/10.2172/1455354

Copy to clipboard


                    Voskuilen, Gwendolyn Renae, Gimenez, Alfredo, Peng, Ivy, Moore, Shirley, and Gokhale, Maya. Fri .  
        "Milestone M1 Report: HBM2/3 Evaluation on Many-core CPU WBS 2.4, Milestone ECP-MT-1000".  United States.  https://doi.org/10.2172/1455354.  https://www.osti.gov/servlets/purl/1455354.

Copy to clipboard


                    
@article{osti_1455354,

  title        = {Milestone M1 Report: HBM2/3 Evaluation on Many-core CPU WBS 2.4, Milestone ECP-MT-1000},

  author       = {Voskuilen, Gwendolyn Renae and Gimenez, Alfredo and Peng, Ivy and Moore, Shirley and Gokhale, Maya},

  abstractNote = {In HIHE01-1, "Evaluate a PathForward/Facilities memory-relevant performance study/analysis," we conducted a focused study on the performance differences between HBM2 and HBM3 as revealed through execution of representative benchmarks. We used measurements on an existing many-core system, Knight's Landing (KNL), to calibrate simulator settings, and then performed Structural Simulation Toolkit (SST) simulations of KNL-like CPUs that access future high bandwidth memories. This report documents our findings.},

  doi          = {10.2172/1455354},

  url          = {https://www.osti.gov/biblio/1455354},
  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2018},

  month        = {6}

}

Copy to clipboard

Technical Report:

View Technical Report (9.05 MB)

https://doi.org/10.2172/1455354

Save / Share:

Export Metadata

Save to My Library

Similar records in OSTI.GOV collections:

Preparing NERSC users for Cori, a Cray XC40 system with Intel many integrated cores

Journal Article He, Yun ; Cook, Brandon ; Deslippe, Jack ; ... - Concurrency and Computation. Practice and Experience

The newest NERSC supercomputer Cori is a Cray XC40 system consisting of 2,388 Intel Xeon Haswell nodes and 9,688 Intel Xeon-Phi “Knights Landing” (KNL) nodes. Compared to the Xeon-based clusters NERSC users are familiar with, optimal performance on Cori requires consideration of KNL mode settings; process, thread, and memory affinity; fine-grain parallelization; vectorization; and use of the high-bandwidth MCDRAM memory. This paper describes our efforts preparing NERSC users for KNL through the NERSC Exascale Science Application Program, Web documentation, and user training. We discuss how we configured the Cori system for usability and productivity, addressing programming concerns, batch system configurations,more »« less
Cited by 2
https://doi.org/10.1002/cpe.4291

Full Text Available
Fast multipurpose Monte Carlo simulation for proton therapy using multi- and many-core CPU architectures

Journal Article Souris, Kevin ; Lee, John Aldo ; Sterpin, Edmond - Medical Physics

Purpose: Accuracy in proton therapy treatment planning can be improved using Monte Carlo (MC) simulations. However the long computation time of such methods hinders their use in clinical routine. This work aims to develop a fast multipurpose Monte Carlo simulation tool for proton therapy using massively parallel central processing unit (CPU) architectures. Methods: A new Monte Carlo, called MCsquare (many-core Monte Carlo), has been designed and optimized for the last generation of Intel Xeon processors and Intel Xeon Phi coprocessors. These massively parallel architectures offer the flexibility and the computational power suitable to MC methods. The class-II condensed history algorithmmore »« less
https://doi.org/10.1118/1.4943377
An efficient and portable SIMD algorithm for charge/current deposition in Particle-In-Cell codes

Journal Article Vincenti, H. ; Lobet, M. ; Lehe, R. ; ... - Computer Physics Communications

In current computer architectures, data movement (from die to network) is by far the most energy consuming part of an algorithm (≈20pJ/word on-die to ≈10,000 pJ/word on the network). To increase memory locality at the hardware level and reduce energy consumption related to data movement, future exascale computers tend to use many-core processors on each compute nodes that will have a reduced clock speed to allow for efficient cooling. To compensate for frequency decrease, machine vendors are making use of long SIMD instruction registers that are able to process multiple data with one arithmetic operator in one clock cycle. SIMD registermore »« less
Cited by 11
https://doi.org/10.1016/j.cpc.2016.08.023

Full Text Available
Performance optimization, modeling and analysis of sparse matrix-matrix products on multi-core and many-core processors

Journal Article Nagasaka, Yusuke ; Matsuoka, Satoshi ; Azad, Ariful ; ... - Parallel Computing

Sparse matrix-matrix multiplication (SpGEMM) is a computational primitive that is widely used in areas ranging from traditional numerical applications to recent big data analysis and machine learning. Although many SpGEMM algorithms have been proposed, hardware specific optimizations for multi- and many-core processors are lacking and a detailed analysis of their performance under various use cases and matrices is not available. In this work, we firstly identify and mitigate multiple bottlenecks with memory management and thread scheduling on Intel Xeon Phi (Knights Landing or KNL). Specifically targeting many-core processors, we develop a hash-table-based algorithm and optimize a heap-based shared-memory SpGEMM algorithm.more »« less
Cited by 1
https://doi.org/10.1016/j.parco.2019.102545

Full Text Available
Kokkos' Task DAG Capabilities.

Technical Report Edwards, Harold C. ; Ibanez, Daniel Alejandro

This report documents the ASC/ATDM Kokkos deliverable "Production Portable Dy- namic Task DAG Capability." This capability enables applications to create and execute a dynamic task DAG ; a collection of heterogeneous computational tasks with a directed acyclic graph (DAG) of "execute after" dependencies where tasks and their dependencies are dynamically created and destroyed as tasks execute. The Kokkos task scheduler executes the dynamic task DAG on the target execution resource; e.g. a multicore CPU, a manycore CPU such as Intel's Knights Landing (KNL), or an NVIDIA GPU. Several major technical challenges had to be addressed during development of Kokkos' Taskmore »« less
https://doi.org/10.2172/1398234

Full Text Available

Similar Records