Efficient accesses of data structures using processing near memory
Patent
·
OSTI ID:1444107
Systems, apparatuses, and methods for implementing efficient queues and other data structures. A queue may be shared among multiple processors and/or threads without using explicit software atomic instructions to coordinate access to the queue. System software may allocate an atomic queue and corresponding queue metadata in system memory and return, to the requesting thread, a handle referencing the queue metadata. Any number of threads may utilize the handle for accessing the atomic queue. The logic for ensuring the atomicity of accesses to the atomic queue may reside in a management unit in the memory controller coupled to the memory where the atomic queue is allocated.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 9,977,609
- Application Number:
- 15/063,186
- OSTI ID:
- 1444107
- Country of Publication:
- United States
- Language:
- English
Similar Records
Prioritizing local and remote memory access in a non-uniform memory access architecture
Logical memory address regions
Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests
Patent
·
2020
·
OSTI ID:1771644
Logical memory address regions
Patent
·
2019
·
OSTI ID:1568180
Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests
Patent
·
2014
·
OSTI ID:1156946