skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Reducing leakage current in semiconductor devices

Abstract

A semiconductor device includes a first region having a first semiconductor material and a second region having a second semiconductor material. The second region is formed over the first region. The semiconductor device also includes a current blocking structure formed in the first region between first and second terminals of the semiconductor device. The current blocking structure is configured to reduce current flow in the first region between the first and second terminals.

Inventors:
; ;
Publication Date:
Research Org.:
Massachusetts Institute of Technology, Cambridge, MA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1425209
Patent Number(s):
9,911,813
Application Number:
14/651,012
Assignee:
Massachusetts Institute of Technology (Cambridge, MA) ARPA-E
DOE Contract Number:  
AR0000123
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013 Dec 11
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING

Citation Formats

Lu, Bin, Matioli, Elison de Nazareth, and Palacios, Tomas Apostol. Reducing leakage current in semiconductor devices. United States: N. p., 2018. Web.
Lu, Bin, Matioli, Elison de Nazareth, & Palacios, Tomas Apostol. Reducing leakage current in semiconductor devices. United States.
Lu, Bin, Matioli, Elison de Nazareth, and Palacios, Tomas Apostol. Tue . "Reducing leakage current in semiconductor devices". United States. https://www.osti.gov/servlets/purl/1425209.
@article{osti_1425209,
title = {Reducing leakage current in semiconductor devices},
author = {Lu, Bin and Matioli, Elison de Nazareth and Palacios, Tomas Apostol},
abstractNote = {A semiconductor device includes a first region having a first semiconductor material and a second region having a second semiconductor material. The second region is formed over the first region. The semiconductor device also includes a current blocking structure formed in the first region between first and second terminals of the semiconductor device. The current blocking structure is configured to reduce current flow in the first region between the first and second terminals.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {3}
}

Patent:

Save / Share:

Works referenced in this record:

Characterization of a Time Multiplexed Inductively Coupled Plasma Etcher
journal, January 1999

  • Ayon, A. A.; Braff, R.; Lin, C. C.
  • Journal of The Electrochemical Society, Vol. 146, Issue 1, p. 339-349
  • DOI: 10.1149/1.1391611

Epitaxial Lateral Overgrowth of GaN
journal, September 2001


Origin of etch delay time in Cl2 dry etching of AlGaN/GaN structures
journal, December 2003

  • Buttari, D.; Chini, A.; Palacios, T.
  • Applied Physics Letters, Vol. 83, Issue 23, p. 4779-4781
  • DOI: 10.1063/1.1632035

High power AlGaN/GaN HFET with a high breakdown voltage of over 1.8 kV on 4 inch Si substrates and the suppression of current collapse
conference, May 2008

  • Ikeda, Nariaki; Kaya, Syuusuke; Li, Jiang
  • 2008 20th International Symposium on Power Semiconductor Devices and IC's
  • DOI: 10.1109/ISPSD.2008.4538955

GaN-Based Devices on Si
journal, December 2002


Gan-on-Silicon Based Technology for RF Cellular and Wimax Infrastructure Applications
conference, June 2006


High Breakdown ( >1500 V ) AlGaN/GaN HEMTs by Substrate-Transfer Technology
journal, September 2010


Growth of embedded photonic crystals for GaN-based optoelectronic devices
journal, July 2009

  • Matioli, Elison; Keller, Stacia; Wu, Feng
  • Journal of Applied Physics, Vol. 106, Issue 2, Article No. 024309
  • DOI: 10.1063/1.3174385

GaN enhancement?depletion-mode FET logic for mixed signal applications
journal, January 2005

  • Micovic, M.; Tsen, T.; Hu, M.
  • Electronics Letters, Vol. 41, Issue 19, p. 1081-1083
  • DOI: 10.1049/el:20052263

Ultrathin gate oxide CMOS on [111] surface-oriented Si substrate
journal, September 2002

  • Momose, H. S.; Ohguro, T.; Nakamura, S.-I.
  • IEEE Transactions on Electron Devices, Vol. 49, Issue 9, p. 1597-1605
  • DOI: 10.1109/TED.2002.802624

High-power AlGaN/GaN HEMTs for Ka-band applications
journal, November 2005

  • Palacios, T.; Chakraborty, A.; Rajan, S.
  • IEEE Electron Device Letters, Vol. 26, Issue 11, p. 781-783
  • DOI: 10.1109/LED.2005.857701

Optimization of AlGaN/GaN HEMTs for high frequency operation
journal, May 2006

  • Palacios, T.; Dora, Y.; Chakraborty, A.
  • physica status solidi (a), Vol. 203, Issue 7, p. 1845-1850
  • DOI: 10.1002/pssa.200565384

Breakdown Enhancement of AlGaN/GaN HEMTs on 4-in Silicon by Improving the GaN Quality on Thick Buffer Layers
journal, June 2009

  • Selvaraj, S. L.; Suzue, T.; Egawa, T.
  • IEEE Electron Device Letters, Vol. 30, Issue 6, p. 587-589
  • DOI: 10.1109/LED.2009.2018288

High-Breakdown Enhancement-Mode AlGaN/GaN HEMTs with Integrated Slant Field-Plate
conference, December 2006


40-W/mm Double Field-plated GaN HEMTs
conference, June 2006


An insulator-lined silicon substrate-via technology with high aspect ratio
journal, January 2001

  • Wu, J. H.; Scholvin, J.; Del Alamo, J. A.
  • IEEE Transactions on Electron Devices, Vol. 48, Issue 9, p. 2181-2183
  • DOI: 10.1109/16.944215