Memory states in small arrays of Josephson junctions

doi:10.1103/PhysRevE.94.052223

Title: Memory states in small arrays of Josephson junctions

Abstract

Here, we study memory states of a circuit consisting of a small inductively coupled Josephson junction array and introduce basic (write, read, and reset) memory operations logics of the circuit. The presented memory operation paradigm is fundamentally different from conventional single quantum flux operation logics. We calculate stability diagrams of the zero-voltage states and outline memory states of the circuit. We also calculate access times and access energies for basic memory operations.

Authors:

^[1]; Neschke, Brendan ^[1]; Nair, Niketh S. ^[2];

^[3]; Glowinski, R. ^[4]

ORNLOak Ridge National Lab. (ORNL), Oak Ridge, TN (United States). Computer Science and Mathematics Division, Computing and Computational Science Directorate; Univ. of Tennessee, Knoxville, TN (United States). Dept. of Mechanical, Aerospace, and Biomedical Engineering
Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States). Computer Science and Mathematics Division, Computing and Computational Science Directorate; Univ. of Tennessee, Knoxville, TN (United States). Dept. of Mechanical, Aerospace, and Biomedical Engineering
Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States). Computing and Computational Science Directorat
Univ. of Houston, TX (United States). Dept. of Mathematics

Publication Date:: 2017-11-30

Research Org.:: Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)

Sponsoring Org.:: USDOE; USDOD

OSTI Identifier:: 1407746

DOE Contract Number:: AC05-00OR22725

Resource Type:: Journal Article

Journal Name:: Physical Review E

Additional Journal Information:: Journal Volume: 94; Journal Issue: 5; Journal ID: ISSN 2470-0045

Publisher:: American Physical Society (APS)

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Braiman, Yehuda, Neschke, Brendan, Nair, Niketh S., Imam, Neena, and Glowinski, R. Memory states in small arrays of Josephson junctions.  United States: N. p., 2017. 
        Web.  doi:10.1103/PhysRevE.94.052223.

Copy to clipboard


                    Braiman, Yehuda, Neschke, Brendan, Nair, Niketh S., Imam, Neena, & Glowinski, R. Memory states in small arrays of Josephson junctions.  United States.  doi:10.1103/PhysRevE.94.052223.

Copy to clipboard


                    Braiman, Yehuda, Neschke, Brendan, Nair, Niketh S., Imam, Neena, and Glowinski, R. Thu .  
        "Memory states in small arrays of Josephson junctions".  United States.  doi:10.1103/PhysRevE.94.052223.

Copy to clipboard


                    
@article{osti_1407746,

  title        = {Memory states in small arrays of Josephson junctions},

  author       = {Braiman, Yehuda and Neschke, Brendan and Nair, Niketh S. and Imam, Neena and Glowinski, R.},

  abstractNote = {Here, we study memory states of a circuit consisting of a small inductively coupled Josephson junction array and introduce basic (write, read, and reset) memory operations logics of the circuit. The presented memory operation paradigm is fundamentally different from conventional single quantum flux operation logics. We calculate stability diagrams of the zero-voltage states and outline memory states of the circuit. We also calculate access times and access energies for basic memory operations.},

  doi          = {10.1103/PhysRevE.94.052223},

  journal      = {Physical Review E},

  issn         = {2470-0045},

  number       = 5,

  volume       = 94,

  place        = {United States},

  year         = {2017},

  month        = {11}

}

Copy to clipboard

Journal Article:

DOI: 10.1103/PhysRevE.94.052223

Other availability

Find in Google Scholar

Search WorldCat to find libraries that may hold this journal

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al– $\hbox{AlO}_{\rm x}\hbox{/Nb} $ Josephson Junctions for VLSI Circuits
journal, June 2015

Tolpygo, Sergey K.; Bolkhovsky, Vladimir; Weir, Terence J.
IEEE Transactions on Applied Superconductivity, Vol. 25, Issue 3
DOI: 10.1109/TASC.2014.2374836

Minimizing multimodal functions of continuous variables with the “simulated annealing” algorithm
journal, September 1987

Corana, A.; Marchesi, M.; Martini, C.
ACM Transactions on Mathematical Software, Vol. 13, Issue 3
DOI: 10.1145/29380.29864

Energy-Efficient Superconducting Computing—Power Budgets and Requirements
journal, June 2013

Holmes, D. S.; Ripple, A. L.; Manheimer, M. A.
IEEE Transactions on Applied Superconductivity, Vol. 23, Issue 3
DOI: 10.1109/TASC.2013.2244634

Optimization by Simulated Annealing
journal, May 1983

Kirkpatrick, S.; Gelatt, C. D.; Vecchi, M. P.
Science, Vol. 220, Issue 4598
DOI: 10.1126/science.220.4598.671

Superconductor digital electronics
journal, November 2012

Likharev, Konstantin K.
Physica C: Superconductivity and its Applications, Vol. 482
DOI: 10.1016/j.physc.2012.05.016

Energy-Efficient Single Flux Quantum Technology
journal, June 2011

Mukhanov, Oleg A.
IEEE Transactions on Applied Superconductivity, Vol. 21, Issue 3
DOI: 10.1109/TASC.2010.2096792

Magnetic Josephson Junction Technology for Digital and Memory Applications
journal, January 2012

Ryazanov, Valery V.; Bol’ginov, Vitaly V.; Sobanin, Danila S.
Physics Procedia, Vol. 36
DOI: 10.1016/j.phpro.2012.06.126

Similar records in OSTI.GOV collections:

Memory cell operation based on small Josephson junctions arrays

Journal Article Braiman, Yehuda ; Nair, Niketh S. ; Rezac, Jacob D. ; ... - Superconductor Science and Technology

Here in this article we analyze a cryogenic memory cell circuit based on a small coupled array of Josephson junctions. All the basic memory operations (e.g., write, read, and reset) are implemented on the same circuit and different junctions in the array can in principle be utilized for these operations. The presented memory operation paradigm is fundamentally different from conventional single quantum flux operation logics (SFQ). As an example, we demonstrate memory operation driven by a SFQ pulse employing an inductively coupled array of three Josephson junctions. We have chosen realistic Josephson junction parameters based on state-of-the-art fabrication capabilities andmore »« less
DOI: 10.1088/0953-2048/29/12/124003
Parameter optimization for transitions between memory states in small arrays of Josephson junctions

Journal Article Rezac, Jacob D. ; Imam, Neena ; Braiman, Yehuda - Physica. A

Coupled arrays of Josephson junctions possess multiple stable zero voltage states. Such states can store information and consequently can be utilized for cryogenic memory applications. Basic memory operations can be implemented by sending a pulse to one of the junctions and studying transitions between the states. In order to be suitable for memory operations, such transitions between the states have to be fast and energy efficient. Here in this article we employed simulated annealing, a stochastic optimization algorithm, to study parameter optimization of array parameters which minimizes times and energies of transitions between specifically chosen states that can be utilizedmore »« less
DOI: 10.1016/j.physa.2017.01.044
Blackcomb: Hardware-Software Co-design for Non-Volatile Memory in Exascale Systems

Technical Report Schreiber, Robert

Summary of technical results of Blackcomb Memory Devices We explored various different memory technologies (STTRAM, PCRAM, FeRAM, and ReRAM). The progress can be classified into three categories, below. Modeling and Tool Releases Various modeling tools have been developed over the last decade to help in the design of SRAM or DRAM-based memory hierarchies. To explore new design opportunities that NVM technologies can bring to the designers, we have developed similar high-level models for NVM, including PCRAMsim [Dong 2009], NVSim [Dong 2012], and NVMain [Poremba 2012]. NVSim is a circuit-level model for NVM performance, energy, and area estimation, which supports variousmore »« less
A dense voltage-mode Josephson memory cell insensitive to systematic variations in critical current density

Conference Bradley, P. ; Van Duzer, T. - IEEE Trans. Magn.; (United States)

A destructive read-out (DRO) memory cell using three Josephson junctions has been devised whose operation depends only on the ratio of critical currents and application of the proper read/write voltages. The effects of run-to-run and across-thewafer variations in I /SUB c/ are minimized since all three junctions for a given cell are quite close to each other. Additional advantages are: immunity from flux trapping, high circuit density, and fast switching. Since destructive read-out is generally undesirable, a self-rewriting scheme is necessary. Rows and columns of cells with drivers and sense circuits, as well as small memory arrays and decoders havemore »« less
570-ps 13-m W Josephson 1-kbit NDRO RAM

Journal Article Nagasawa, S. ; Wada, Y. ; Hidaka, M. ; ... - IEEE Journal of Solid-State Circuits (Institute of Electrical and Electronics Engineers); (USA)

This paper reports Josephson 1-kbit random access memories (RAM's) fabricated using Nb multilayer planarization technology with Nb/AlO{sub {ital x}}/Nb junctions and Mo resistors. The RAM design has been reported previously. The RAM consists of a 32 {times} 32-bit nondestructive readout (NDRO) memory cell array and peripheral circuits. The NDRO memory cell consists of a loop storing three flux quanta and two 3-junction interferometer gates. The peripheral circuits consist of decoders with address inverters, drivers, a sense circuit, and reset circuits, where resistor-coupled Josephson logic (RCJL) circuits are used as basic circuits. The RAM circuit size is 4.4 {times} 4.4 mm{supmore »« less
DOI: 10.1109/JSSC.1989.572615

Similar Records

Title: Memory states in small arrays of Josephson junctions

Abstract

Citation Formats

Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al– $\hbox{AlO}_{\rm x}\hbox{/Nb} $ Josephson Junctions for VLSI Circuits journal, June 2015

Minimizing multimodal functions of continuous variables with the “simulated annealing” algorithm journal, September 1987

Energy-Efficient Superconducting Computing—Power Budgets and Requirements journal, June 2013

Optimization by Simulated Annealing journal, May 1983

Superconductor digital electronics journal, November 2012

Energy-Efficient Single Flux Quantum Technology journal, June 2011

Magnetic Josephson Junction Technology for Digital and Memory Applications journal, January 2012

Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al– $\hbox{AlO}_{\rm x}\hbox{/Nb} $ Josephson Junctions for VLSI Circuits
journal, June 2015

Minimizing multimodal functions of continuous variables with the “simulated annealing” algorithm
journal, September 1987

Energy-Efficient Superconducting Computing—Power Budgets and Requirements
journal, June 2013

Optimization by Simulated Annealing
journal, May 1983

Superconductor digital electronics
journal, November 2012

Energy-Efficient Single Flux Quantum Technology
journal, June 2011

Magnetic Josephson Junction Technology for Digital and Memory Applications
journal, January 2012