Auto-tuning Stencil Computations on Multicore and Accelerators
- Univ. of California, Berkeley, CA (United States)
- Lawrence Berkeley National Lab. (LBNL), Berkeley, CA (United States)
The recent transformation from an environment where gains in computational performance came from increasing clock frequency and other hardware engineering innovations, to an environment where gains are realized through the deployment of ever increasing numbers of modest performance cores has profoundly changed the landscape of scientific application programming. This exponential increase in core count represents both an opportunity and a challenge: access to petascale simulation capabilities and beyond will require that this concurrency be efficiently exploited.
- Research Organization:
- Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC), Advanced Scientific Computing Research (ASCR) (SC-21)
- DOE Contract Number:
- AC02-05CH11231
- OSTI ID:
- 1407093
- Country of Publication:
- United States
- Language:
- English
Similar Records
Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures.
Stencil Computation Optimization and Auto-tuning on State-of-the-Art Multicore Architectures
Auto-Tuning the 27-point Stencil for Multicore
Conference
·
2008
·
OSTI ID:1407060
Stencil Computation Optimization and Auto-tuning on State-of-the-Art Multicore Architectures
Conference
·
2008
·
OSTI ID:964371
Auto-Tuning the 27-point Stencil for Multicore
Conference
·
2009
·
OSTI ID:1407079