skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Apparatus and method for implementing power saving techniques when processing floating point values

Abstract

An apparatus and method are described for reducing power when reading and writing graphics data. For example, one embodiment of an apparatus comprises: a graphics processor unit (GPU) to process graphics data including floating point data; a set of registers, at least one of the registers of the set partitioned to store the floating point data; and encode/decode logic to reduce a number of binary 1 values being read from the at least one register by causing a specified set of bit positions within the floating point data to be read out as 0s rather than 1s.

Inventors:
;
Publication Date:
Research Org.:
Intel Corporation, Santa Clara, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1397247
Patent Number(s):
9,779,465
Application Number:
14/581,600
Assignee:
Intel Corporation OSTI
DOE Contract Number:  
B600738
Resource Type:
Patent
Resource Relation:
Patent File Date: 2014 Dec 23
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Kim, Young Moon, and Park, Sang Phill. Apparatus and method for implementing power saving techniques when processing floating point values. United States: N. p., 2017. Web.
Kim, Young Moon, & Park, Sang Phill. Apparatus and method for implementing power saving techniques when processing floating point values. United States.
Kim, Young Moon, and Park, Sang Phill. Tue . "Apparatus and method for implementing power saving techniques when processing floating point values". United States. doi:. https://www.osti.gov/servlets/purl/1397247.
@article{osti_1397247,
title = {Apparatus and method for implementing power saving techniques when processing floating point values},
author = {Kim, Young Moon and Park, Sang Phill},
abstractNote = {An apparatus and method are described for reducing power when reading and writing graphics data. For example, one embodiment of an apparatus comprises: a graphics processor unit (GPU) to process graphics data including floating point data; a set of registers, at least one of the registers of the set partitioned to store the floating point data; and encode/decode logic to reduce a number of binary 1 values being read from the at least one register by causing a specified set of bit positions within the floating point data to be read out as 0s rather than 1s.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Oct 03 00:00:00 EDT 2017},
month = {Tue Oct 03 00:00:00 EDT 2017}
}

Patent:

Save / Share:

Works referenced in this record: