skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: SRF cavity testing using a FPGA Self Excited Loop

Abstract

Various authors have previously studied the theory and practice of cavity testing, notably an extensive treatment by Powers [1] and Padamsee [2]. The advent of the digital Low Level RF (LLRF) electronics based on Field Programmable Logic Arrays (FPGA) provides various improvements over the rather complex systems used in the past as well as enabling new measurement techniques.In this document we reintroduce a technique that seems to have fallen out of practice in recent times, that is obtaining the coupling constant β through measurements from just one port, the reflected power port, of the directional coupler placed in front of the cavity.

Authors:
 [1]
  1. Brookhaven National Lab. (BNL), Upton, NY (United States)
Publication Date:
Research Org.:
Brookhaven National Laboratory (BNL), Upton, NY (United States)
Sponsoring Org.:
USDOE Office of Science (SC), Nuclear Physics (NP) (SC-26)
OSTI Identifier:
1392253
Report Number(s):
BNL-114286-2017-IR
R&D Project: KBCH139; KB0202011
DOE Contract Number:
SC0012704
Resource Type:
Technical Report
Country of Publication:
United States
Language:
English
Subject:
43 PARTICLE ACCELERATORS

Citation Formats

Ben-Zvi, I. SRF cavity testing using a FPGA Self Excited Loop. United States: N. p., 2017. Web. doi:10.2172/1392253.
Ben-Zvi, I. SRF cavity testing using a FPGA Self Excited Loop. United States. doi:10.2172/1392253.
Ben-Zvi, I. 2017. "SRF cavity testing using a FPGA Self Excited Loop". United States. doi:10.2172/1392253. https://www.osti.gov/servlets/purl/1392253.
@article{osti_1392253,
title = {SRF cavity testing using a FPGA Self Excited Loop},
author = {Ben-Zvi, I.},
abstractNote = {Various authors have previously studied the theory and practice of cavity testing, notably an extensive treatment by Powers [1] and Padamsee [2]. The advent of the digital Low Level RF (LLRF) electronics based on Field Programmable Logic Arrays (FPGA) provides various improvements over the rather complex systems used in the past as well as enabling new measurement techniques.In this document we reintroduce a technique that seems to have fallen out of practice in recent times, that is obtaining the coupling constant β through measurements from just one port, the reflected power port, of the directional coupler placed in front of the cavity.},
doi = {10.2172/1392253},
journal = {},
number = ,
volume = ,
place = {United States},
year = 2017,
month = 8
}

Technical Report:

Save / Share:
  • The OpenCL standard is an open programming model for accelerating algorithms on heterogeneous computing system. OpenCL extends the C-based programming language for developing portable codes on different platforms such as CPU, Graphics processing units (GPUs), Digital Signal Processors (DSPs) and Field Programmable Gate Arrays (FPGAs). The Intel FPGA SDK for OpenCL is a suite of tools that allows developers to abstract away the complex FPGA-based development flow for a high-level software development flow. Users can focus on the design of hardware-accelerated kernel functions in OpenCL and then direct the tools to generate the low-level FPGA implementations. The approach makes themore » FPGA-based development more accessible to software users as the needs for hybrid computing using CPUs and FPGAs are increasing. It can also significantly reduce the hardware development time as users can evaluate different ideas with high-level language without deep FPGA domain knowledge. Benchmarking of OpenCL-based framework is an effective way for analyzing the performance of system by studying the execution of the benchmark applications. CHO is a suite of benchmark applications that provides support for OpenCL [1]. The authors presented CHO as an OpenCL port of the CHStone benchmark. Using Altera OpenCL (AOCL) compiler to synthesize the benchmark applications, they listed the resource usage and performance of each kernel that can be successfully synthesized by the compiler. In this report, we evaluate the resource usage and performance of the CHO benchmark applications using the Intel FPGA SDK for OpenCL and Nallatech 385A FPGA board that features an Arria 10 FPGA device. The focus of the report is to have a better understanding of the resource usage and performance of the kernel implementations using Arria-10 FPGA devices compared to Stratix-5 FPGA devices. In addition, we also gain knowledge about the limitations of the current compiler when it fails to synthesize a benchmark application.« less
  • Flow through a pipeline-cavity system can give rise to pronounced flow tones, even when the inflow boundary layer is fully turbulent. Such tones arise from the coupling between the inherent instability of the shear flow past the cavity and a resonant acoustic mode of the system. A technique of high-image-density particle image velocimetry is employed in conjunction with a special test section, which allows effective laser illumination and digital acquisition of patterns of particle images. This approach leads to patterns of velocity, vorticity, streamline topology and hydrodynamic contributions to the acoustic power integral. Comparison of global, instantaneous images with time-more » and phase-averaged representations provides insight into the small-scale and large-scale concentrations of vorticity, and their consequences on the topological features of Streamline patterns, as well as the streamwise and transverse projections of the hydrodynamic contribution to the acoustic power integral. Furthermore, these global approaches allow the definition of effective wavelengths and phase speeds of the vortical structures, which can lead to guidance for physical models of the dimensionless frequency of oscillation.« less
  • The tuning of the rf cavity with a coupling loop connected to a variable capacitor or an open or shorted coaxial line is described. Two kinds of equivalent circuits are described and some of the calculations of ..delta..f and Q vs capacitance curves are given. At 52 MHz the maximum practical tuning range is about 100 KHz, if the parameters of tuning circuit are chosen properly so that the Q of the accelerating cavity does not decrease too much.
  • The INL radiolysis and hydrolysis test loop has been used to evaluate the effects of hydrolytic and radiolytic degradation upon the efficacy of the TRUEX flowsheet for the recovery of trivalent actinides and lanthanides from acidic solution. Repeated irradiation and subsequent re-conditioning cycles did result in a significant decrease in the concentration of the TBP and CMPO extractants in the TRUEX solvent and a corresponding decrease in americium and europium extraction distributions. However, the build-up of solvent degradation products upon {gamma}-irradiation, had little impact upon the efficiency of the stripping section of the TRUEX flowsheet. Operation of the TRUEX flowsheetmore » would require careful monitoring to ensure extraction distributions are maintained at acceptable levels.« less
  • The INL radiolysis test loop has been used to evaluate the affect of radiolytic degradation upon the efficacy of the strip section of the TRUEX flowsheet for the recovery of trivalent actinides and lanthanides from acidic solution. The nominal composition of the TRUEX solvent used in this study is 0.2 M CMPO and 1.4 M TBP dissolved in n-dodecane and the nominal composition of the TRUEX strip solution is 1.5 M lactic acid and 0.050 M diethylenetriaminepentaacetic acid. Gamma irradiation of a mixture of TRUEX process solvent and stripping solution in the test loop does not adversely impact flowsheet performancemore » as measured by stripping americium ratios. The observed increase in americium stripping distribution ratios with increasing absorbed dose indicates the radiolytic production of organic soluble degradation compounds.« less