skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Low latency asynchronous interface circuits

Abstract

In one form, a logic circuit includes an asynchronous logic circuit, a synchronous logic circuit, and an interface circuit coupled between the asynchronous logic circuit and the synchronous logic circuit. The asynchronous logic circuit has a plurality of asynchronous outputs for providing a corresponding plurality of asynchronous signals. The synchronous logic circuit has a plurality of synchronous inputs corresponding to the plurality of asynchronous outputs, a stretch input for receiving a stretch signal, and a clock output for providing a clock signal. The synchronous logic circuit provides the clock signal as a periodic signal but prolongs a predetermined state of the clock signal while the stretch signal is active. The asynchronous interface detects whether metastability could occur when latching any of the plurality of the asynchronous outputs of the asynchronous logic circuit using said clock signal, and activates the stretch signal while the metastability could occur.

Inventors:
Publication Date:
Research Org.:
Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1364405
Patent Number(s):
9,685,953
Application Number:
15/261,438
Assignee:
ADVANCED MICRO DEVICES, INC. LLNL
DOE Contract Number:  
AC52-07NA27344
Resource Type:
Patent
Resource Relation:
Patent File Date: 2016 Sep 09
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING

Citation Formats

Sadowski, Greg. Low latency asynchronous interface circuits. United States: N. p., 2017. Web.
Sadowski, Greg. Low latency asynchronous interface circuits. United States.
Sadowski, Greg. Tue . "Low latency asynchronous interface circuits". United States. doi:. https://www.osti.gov/servlets/purl/1364405.
@article{osti_1364405,
title = {Low latency asynchronous interface circuits},
author = {Sadowski, Greg},
abstractNote = {In one form, a logic circuit includes an asynchronous logic circuit, a synchronous logic circuit, and an interface circuit coupled between the asynchronous logic circuit and the synchronous logic circuit. The asynchronous logic circuit has a plurality of asynchronous outputs for providing a corresponding plurality of asynchronous signals. The synchronous logic circuit has a plurality of synchronous inputs corresponding to the plurality of asynchronous outputs, a stretch input for receiving a stretch signal, and a clock output for providing a clock signal. The synchronous logic circuit provides the clock signal as a periodic signal but prolongs a predetermined state of the clock signal while the stretch signal is active. The asynchronous interface detects whether metastability could occur when latching any of the plurality of the asynchronous outputs of the asynchronous logic circuit using said clock signal, and activates the stretch signal while the metastability could occur.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jun 20 00:00:00 EDT 2017},
month = {Tue Jun 20 00:00:00 EDT 2017}
}

Patent:

Save / Share: