Fast frequency divider circuit using combinational logic
The various technologies presented herein relate to performing on-chip frequency division of an operating frequency of a ring oscillator (RO). Per the various embodiments herein, a conflict between RO size versus operational frequency can be addressed by dividing the output frequency of the RO to a frequency that can be measured on-chip. A frequency divider circuit (comprising NOR gates and latches, for example) can be utilized in conjunction with the RO on the chip. In an embodiment, the frequency divider circuit can include a pair of latches coupled to the RO to facilitate dividing the oscillating frequency of the RO by 2. In another embodiment, the frequency divider circuit can include four latches (operating in pairs) coupled to the RO to facilitate dividing the oscillating frequency of the RO by 4. A plurality of ROs can be MUXed to the plurality of ROs by a single oscillation-counting circuit.
- Research Organization:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-94AL85000
- Assignee:
- Sandia Corporation
- Patent Number(s):
- 9,667,231
- Application Number:
- 15/077,598
- OSTI ID:
- 1360762
- Resource Relation:
- Patent File Date: 2016 Mar 22
- Country of Publication:
- United States
- Language:
- English
Similar Records
GATED FREQUENCY DIVIDING CIRCUIT FOR IMPROVED RESOLUTION IN DIGITAL TIME INTERVAL MEASUREMENTS
Josephson modified variable threshold logic gates for use in ultra-high-speed LSI