skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Fast frequency divider circuit using combinational logic

Abstract

The various technologies presented herein relate to performing on-chip frequency division of an operating frequency of a ring oscillator (RO). Per the various embodiments herein, a conflict between RO size versus operational frequency can be addressed by dividing the output frequency of the RO to a frequency that can be measured on-chip. A frequency divider circuit (comprising NOR gates and latches, for example) can be utilized in conjunction with the RO on the chip. In an embodiment, the frequency divider circuit can include a pair of latches coupled to the RO to facilitate dividing the oscillating frequency of the RO by 2. In another embodiment, the frequency divider circuit can include four latches (operating in pairs) coupled to the RO to facilitate dividing the oscillating frequency of the RO by 4. A plurality of ROs can be MUXed to the plurality of ROs by a single oscillation-counting circuit.

Inventors:
Publication Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1360762
Patent Number(s):
9,667,231
Application Number:
15/077,598
Assignee:
Sandia Corporation SNL-A
DOE Contract Number:
AC04-94AL85000
Resource Type:
Patent
Resource Relation:
Patent File Date: 2016 Mar 22
Country of Publication:
United States
Language:
English
Subject:
47 OTHER INSTRUMENTATION

Citation Formats

Helinski, Ryan. Fast frequency divider circuit using combinational logic. United States: N. p., 2017. Web.
Helinski, Ryan. Fast frequency divider circuit using combinational logic. United States.
Helinski, Ryan. Tue . "Fast frequency divider circuit using combinational logic". United States. doi:. https://www.osti.gov/servlets/purl/1360762.
@article{osti_1360762,
title = {Fast frequency divider circuit using combinational logic},
author = {Helinski, Ryan},
abstractNote = {The various technologies presented herein relate to performing on-chip frequency division of an operating frequency of a ring oscillator (RO). Per the various embodiments herein, a conflict between RO size versus operational frequency can be addressed by dividing the output frequency of the RO to a frequency that can be measured on-chip. A frequency divider circuit (comprising NOR gates and latches, for example) can be utilized in conjunction with the RO on the chip. In an embodiment, the frequency divider circuit can include a pair of latches coupled to the RO to facilitate dividing the oscillating frequency of the RO by 2. In another embodiment, the frequency divider circuit can include four latches (operating in pairs) coupled to the RO to facilitate dividing the oscillating frequency of the RO by 4. A plurality of ROs can be MUXed to the plurality of ROs by a single oscillation-counting circuit.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue May 30 00:00:00 EDT 2017},
month = {Tue May 30 00:00:00 EDT 2017}
}

Patent:

Save / Share:
  • A regenerative frequency divider and multiplier having wide band input characteristics is presented. The circuit produces output oscillations having frequencies related by a fixed ratio to input oscillations over a wide band of frequencies. In accomplishing this end, the divider-multiplier includes a wide band input circuit coupled by mixer means to a wide band output circuit having a pass band related by a fixed ratio to that of the input circuit. A regenerative feedback circuit derives a fixed frequency ratio feedback signal from the output circuit and applies same to the mixer means in proper phase relation to sustain fixedmore » frequency ratio oscillations in the output circuit.« less
  • A technique is presented for automatically verifying the correctness of combinational circuit designs without the use of simulation. Design verification is accomplished by use of SETS (Set Equation Transformation System)--a computer program for symbolically manipulating Boolean equations. The initial specification and the final circuit realization are regarded as independent logical structures that define sets of Boolean output variables in terms of a specified set of input variables. The function defined by the circuit is equivalent to the function defined by the input specifications if and only if the exclusive-OR of the two functions is identically zero. If these functions aremore » equivalent, the circuit realization has been proven to be correct. If they differ, the circuit design is faulty.« less
  • A device for safety rod counting in a nuclear reactor is described. A Wheatstone bridge circuit is adapted to prevent de-energizing the hopper coils of a ball backup system if safety rods, sufficient in total control effect, properly enter the reactor core to effect shut down. A plurality of resistances form one arm of the bridge, each resistance being associated with a particular safety rod and weighted in value according to the control effect of the particular safety rod. Switching means are used to switch each of the resistances in and out of the bridge circuit responsive to the presencemore » of a particular safety rod in its effective position in the reactor core and responsive to the attainment of a predetermined velocity by a particular safety rod enroute to its effective position. The bridge is unbalanced in one direction during normal reactor operation prior to the generation of a scram signal and the switching means and resistances are adapted to unbalance the bridge in the opposite direction if the safety rods produce a predetermined amount of control effect in response to the scram signal. The bridge unbalance reversal is then utilized to prevent the actuation of the ball backup system, or, conversely, a failure of the safety rods to produce the predetermined effect produces no unbalance reversal and the ball backup system is actuated. (AEC)« less
  • A logic circuit utilizing Josephson tunnelling devices capable of providing a logical OR or NOR indication in a multi-phase time application is provided. A first current flows through a superconducting circuit having a first and second parallel branch. A plurality of Josephson devices are connected in series in the first branch of the superconductive circuit and a single Josephson device is located in the second branch of the circuit. A control means associated with the single Josephson device is operated at a first phase time for switching the device to its finite voltage state and, accordingly, causing the first currentmore » to flow through the first branch of the circuit. Further control means are associated with the plurality of Josephson devices in the first branch to cause one or more of the devices to switch to its finite voltage state at phase two time thereby causing the first current to switch back to the second branch. Output circuit means are associated with each branch of the circuit operable at phase three time for producing an output indicative of the current flow in the branch.« less
  • A basic logic circuit of a superconductive logic circuit comprises a bridge circuit of four branches wherein first and second terminals are connected at least at two nodes and an output terminal is connected at least at a node. One branch of the bridge circuit comprises a series circuit consisting of a first resistor and a first Josephson junction connected between the first and second input terminals. The second branch comprises a parallel circuit of a second Josephson junction and a second resistor connected between the first input terminal and a grounding terminal of the bridge circuit. The third branchmore » comprises a third resistor connected between the second input terminal and the output terminal. The fourth branch comprises a third junction connected between the output terminal and the grounding terminal. A load resistor is connected between the output terminal and the ground.« less