skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Near-chip compliant layer for reducing perimeter stress during assembly process

Abstract

A heat source (single semiconductor chip or group of closely spaced semiconductor chips of similar height) is provided on a first side of a substrate, which substrate has on said first side a support member comprising a compressible material. A heat removal component, oriented at an angle to said heat source, is brought into proximity of said heat source such that said heat removal component contacts said support member prior to contacting said heat source. Said heat removal component is assembled to said heat source such that said support member at least partially absorbs global inequality of force that would otherwise be applied to said heat source, absent said support member comprising said compressible material.

Inventors:
; ; ;
Publication Date:
Research Org.:
INTERNATIONAL BUSINESS MACHINES CORPORATION, Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1343745
Patent Number(s):
9,570,373
Application Number:
14/963,466
Assignee:
INTERNATIONAL BUSINESS MACHINES CORPORATION OSTI
DOE Contract Number:
B604142
Resource Type:
Patent
Resource Relation:
Patent File Date: 2015 Dec 09
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING; 36 MATERIALS SCIENCE

Citation Formats

Schultz, Mark D., Takken, Todd E., Tian, Shurong, and Yao, Yuan. Near-chip compliant layer for reducing perimeter stress during assembly process. United States: N. p., 2017. Web.
Schultz, Mark D., Takken, Todd E., Tian, Shurong, & Yao, Yuan. Near-chip compliant layer for reducing perimeter stress during assembly process. United States.
Schultz, Mark D., Takken, Todd E., Tian, Shurong, and Yao, Yuan. Tue . "Near-chip compliant layer for reducing perimeter stress during assembly process". United States. doi:. https://www.osti.gov/servlets/purl/1343745.
@article{osti_1343745,
title = {Near-chip compliant layer for reducing perimeter stress during assembly process},
author = {Schultz, Mark D. and Takken, Todd E. and Tian, Shurong and Yao, Yuan},
abstractNote = {A heat source (single semiconductor chip or group of closely spaced semiconductor chips of similar height) is provided on a first side of a substrate, which substrate has on said first side a support member comprising a compressible material. A heat removal component, oriented at an angle to said heat source, is brought into proximity of said heat source such that said heat removal component contacts said support member prior to contacting said heat source. Said heat removal component is assembled to said heat source such that said support member at least partially absorbs global inequality of force that would otherwise be applied to said heat source, absent said support member comprising said compressible material.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Feb 14 00:00:00 EST 2017},
month = {Tue Feb 14 00:00:00 EST 2017}
}

Patent:

Save / Share:
  • A heat source (single semiconductor chip or group of closely spaced semiconductor chips of similar height) is provided on a first side of a substrate, which substrate has on said first side a support member comprising a compressible material. A heat removal component, oriented at an angle to said heat source, is brought into proximity of said heat source such that said heat removal component contacts said support member prior to contacting said heat source. Said heat removal component is assembled to said heat source such that said support member at least partially absorbs global inequality of force that wouldmore » otherwise be applied to said heat source, absent said support member comprising said compressible material.« less
  • A method for manufacture of a conductor assembly. The assembly is of the type which, when conducting current, generates a magnetic field or in which, in the presence of a changing magnetic field, a voltage is induced. In an example embodiment one or more first coil rows are formed. The assembly has multiple coil rows about an axis with outer coil rows formed about inner coil rows. A determination is made of deviations from specifications associated with the formed one or more first coil rows. One or more deviations correspond to a magnitude of a multipole field component which departsmore » from a field specification. Based on the deviations, one or more wiring patterns are generated for one or more second coil rows to be formed about the one or more first coil rows. The one or more second coil rows are formed in the assembly. The magnitude of each multipole field component that departs from the field specification is offset.« less
  • A method for manufacture of a conductor assembly. The assembly is of the type which, when conducting current, generates a magnetic field or in which, in the presence of a changing magnetic field, a voltage is induced. In an example embodiment one or more first coil rows are formed. The assembly has multiple coil rows about an axis with outer coil rows formed about inner coil rows. A determination is made of deviations from specifications associated with the formed one or more first coil rows. One or more deviations correspond to a magnitude of a multipole field component which departsmore » from a field specification. Based on the deviations, one or more wiring patterns are generated for one or more second coil rows to be formed about the one or more first coil rows. The one or more second coil rows are formed in the assembly. The magnitude of each multipole field component that departs from the field specification is offset.« less
  • A method for manufacture of a conductor assembly. The assembly is of the type which, when conducting current, generates a magnetic field or in which, in the presence of a changing magnetic field, a voltage is induced. In an example embodiment one or more first coil rows are formed. The assembly has multiple coil rows about an axis with outer coil rows formed about inner coil rows. A determination is made of deviations from specifications associated with the formed one or more first coil rows. One or more deviations correspond to a magnitude of a multipole field component which departsmore » from a field specification. Based on the deviations, one or more wiring patterns are generated for one or more second coil rows to be formed about the one or more first coil rows. The one or more second coil rows are formed in the assembly. The magnitude of each multipole field component that departs from the field specification is offset.« less
  • A method to reduce startup time in a Steam Assisted Gravity Drainage Process where parallel horizontal wells are utilized in a reservoir is described comprising: (a) circulating steam within upper and lower horizontal wells while maintaining a substantial pressure gradient between said wells which causes hot fluids to be forced from the upper well to said lower well; (b) continuing steam circulation until steam breaks through from the upper to said lower well thereby making a steam breach zone between the wells; (c) directing a liquid into the upper well which liquid contains sufficient surfactant along with the steam whichmore » causes a foam to form in the steam breached zone so as to increase the pressure gradient there between; and (d) displacing hydrocarbonaceous fluids between the wells because of the pressure gradient increase which causes the formation of a complete steam chamber along said wells which reduces the startup time during a Steam Assisted Gravity Drainage process.« less