Near-chip compliant layer for reducing perimeter stress during assembly process
A heat source (single semiconductor chip or group of closely spaced semiconductor chips of similar height) is provided on a first side of a substrate, which substrate has on said first side a support member comprising a compressible material. A heat removal component, oriented at an angle to said heat source, is brought into proximity of said heat source such that said heat removal component contacts said support member prior to contacting said heat source. Said heat removal component is assembled to said heat source such that said support member at least partially absorbs global inequality of force that would otherwise be applied to said heat source, absent said support member comprising said compressible material.
- Research Organization:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- B604142
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 9,570,373
- Application Number:
- 14/963,466
- OSTI ID:
- 1343745
- Resource Relation:
- Patent File Date: 2015 Dec 09
- Country of Publication:
- United States
- Language:
- English
Similar Records
Stresses from flip-chip assembly and underfill; measurements with the ATC4.1 assembly test chip and analysis by finite element method
D0 Silicon Upgrade: Thermal Analysis of the D0 3 CHIP Single Sided Ladder