Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Near-chip compliant layer for reducing perimeter stress during assembly process

Patent ·
OSTI ID:1343745

A heat source (single semiconductor chip or group of closely spaced semiconductor chips of similar height) is provided on a first side of a substrate, which substrate has on said first side a support member comprising a compressible material. A heat removal component, oriented at an angle to said heat source, is brought into proximity of said heat source such that said heat removal component contacts said support member prior to contacting said heat source. Said heat removal component is assembled to said heat source such that said support member at least partially absorbs global inequality of force that would otherwise be applied to said heat source, absent said support member comprising said compressible material.

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
9,570,373
Application Number:
14/963,466
OSTI ID:
1343745
Country of Publication:
United States
Language:
English

Similar Records

Near-chip compliant layer for reducing perimeter stress during assembly process
Patent · 2018 · OSTI ID:1429081

Compliant sleeve for ceramic turbine blades
Patent · 1999 · OSTI ID:873304

Programmable Multi-Chip Module
Patent · 2004 · OSTI ID:880241