Secure RFID tag or sensor with self-destruction mechanism upon tampering
A circuit board anti-tamper mechanism comprises a circuit board having a frangible portion, a trigger having a trigger spring, a trigger arming mechanism actuated by the trigger wherein the trigger arming mechanism is initially non-actuated, a force producing mechanism, a latch providing mechanical communication between the trigger arming mechanism and the force producing mechanism, wherein the latch initially retains the force producing mechanism in a refracted position. Arming pressure applied to the trigger sufficient to overcome the trigger spring force will actuate the trigger arming mechanism, causing the anti-tamper mechanism to be armed. Subsequent tampering with the anti-tamper mechanism results in a decrease of pressure on the trigger below the trigger spring force, thereby causing the trigger arming mechanism to actuate the latch, thereby releasing the force producing mechanism to apply force to the frangible portion of the circuit board, thereby breaking the circuit board.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Dirac Solutions Inc. (Pleasanton, CA)
- Patent Number(s):
- 9,530,090
- Application Number:
- 14/714,204
- OSTI ID:
- 1337629
- Resource Relation:
- Patent File Date: 2015 May 15
- Country of Publication:
- United States
- Language:
- English
Similar Records
Tamper-Indicating Enclosures with Visually Obvious Tamper Response (Final Project Report)
Pipeline safety joint