skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Design and Characterization of the tPix prototype: a spatial and time resolving front-end ASIC for electron and ion spectroscopy experiments at LCLS

Authors:
; ; ; ; ; ; ; ; ; ; ; ;
Publication Date:
Research Org.:
SLAC National Accelerator Lab., Menlo Park, CA (United States)
Sponsoring Org.:
USDOE Office of Science (SC); USDOE Laboratory Directed Research and Development (LDRD) Program
OSTI Identifier:
1336368
Report Number(s):
SLAC-PUB-16891
DOE Contract Number:
AC02-76SF00515
Resource Type:
Conference
Resource Relation:
Conference: Presented at the IEEE Nuclear Science Symposium and Medical Imaging Conference (IEEE NSS 2016), 29 Oct - 06 Nov 2016. Strasbourg, France
Country of Publication:
United States
Language:
English
Subject:
ENG, INST, XFEL

Citation Formats

Markovic, B., Caragiulo, P., Dragone, A., Tamma, C., Osipov, T., Bostedt, C., Kwiatkowski, M., Segal, J., Hasi, J., Blaj, G., Kenney, C., Haller, G., and /SLAC. Design and Characterization of the tPix prototype: a spatial and time resolving front-end ASIC for electron and ion spectroscopy experiments at LCLS. United States: N. p., 2017. Web.
Markovic, B., Caragiulo, P., Dragone, A., Tamma, C., Osipov, T., Bostedt, C., Kwiatkowski, M., Segal, J., Hasi, J., Blaj, G., Kenney, C., Haller, G., & /SLAC. Design and Characterization of the tPix prototype: a spatial and time resolving front-end ASIC for electron and ion spectroscopy experiments at LCLS. United States.
Markovic, B., Caragiulo, P., Dragone, A., Tamma, C., Osipov, T., Bostedt, C., Kwiatkowski, M., Segal, J., Hasi, J., Blaj, G., Kenney, C., Haller, G., and /SLAC. Mon . "Design and Characterization of the tPix prototype: a spatial and time resolving front-end ASIC for electron and ion spectroscopy experiments at LCLS". United States. doi:. https://www.osti.gov/servlets/purl/1336368.
@article{osti_1336368,
title = {Design and Characterization of the tPix prototype: a spatial and time resolving front-end ASIC for electron and ion spectroscopy experiments at LCLS},
author = {Markovic, B. and Caragiulo, P. and Dragone, A. and Tamma, C. and Osipov, T. and Bostedt, C. and Kwiatkowski, M. and Segal, J. and Hasi, J. and Blaj, G. and Kenney, C. and Haller, G. and /SLAC},
abstractNote = {},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Mon Mar 06 00:00:00 EST 2017},
month = {Mon Mar 06 00:00:00 EST 2017}
}

Conference:
Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share:
  • Abstract is not provided
  • This paper presents the design techniques of a monolithic multichannel front-end readout chip integrated with both high-accuracy TDC and high-resolution ADC for the PET using LYSO(Ce) crystals read out by MCP PMT at both ends. In the front-end readout chain, a regulated cascade (RGC) preamplifier is employed in every channel for amplifying the current signals generated from MCP detector. A gain-adjustment stage, an integrator and a pulse shaper are employed for pulse height analysis which changes the width of the pulses. A discriminator is placed after the preamplifier to generate triggers. These triggers are sent to a sub-nanosecond TDC formore » measurement and digitizing. The peak values of the shaped pulses are digitized by a multichannel time-based ADC for measurement. Three prototype chips are designed in AMS 0.35 {mu}m CMOS technology. In the front-end readout prototype chip, the dynamic range, the linearity, and the power dissipation are optimized. The input dynamic range from few fC to more than 100 pC can be achieved. The analog output range of the front-end readout circuits is from 1.2 V to 3.2 V. The shaping time is 280 ns and the power dissipation is reduced to less than 15 mW. In the TDC chip based on a DLL array, the RMS jitter and the peak-to-peak jitter of the used DLL are reduced to 7 ps and 21 ps, respectively. The bin size of the TDC has been reduced to 71 ps with a reference clock of 100 MHz. In the multichannel time-based ADC chip, a maximum resolution of 12 bits, a sampling rate of {approx}1 MS/s, and the power dissipation of 3 mW deg. 0.2 mW/channel are achieved. (authors)« less
  • Cadmium zinc telluride (CdZnTe) detectors, as one of the principal detectors for the next-generation X-ray and γ-ray imagers, have high energy resolution and supporting electrode patterning in the radiation environment at room-temperature. In the present, a number of internationally renowned research institutions and universities are actively using these detector systems to carry out researches of energy spectrum analysis, medical imaging, materials characterization, high-energy physics, nuclear plant monitoring, and astrophysics. As the most important part of the readout system for the CdZnTe detector, the front-end readout application specific integrated circuit (ASIC) would have an important impact on the performances of themore » whole detector system. In order to ensure the small signal to noise ratio (SNR) and sufficient range of the output signal, it is necessary to design a front-end readout ASIC with very low noise and very high dynamic range. In addition, radiation hardness should be considered when the detectors are utilized in the space applications and high energy physics experiments. In this paper, we present measurements and performances of a novel multi-channel radiation-hardness low-noise front-end readout ASIC for CdZnTe detectors. The readout circuits in each channel consist of charge sensitive amplifier, leakage current compensation circuit (LCC), CR-RC shaper, S-K filter, inverse proportional amplifier, peak detect and hold circuit (PDH), discriminator and trigger logic, time sequence control circuit and driving buffer. All of 64 readout channels' outputs enter corresponding inputs of a 64 channel multiplexer. The output of the mux goes directly out of the chip via the output buffer. The 64-channel readout ASIC is implemented using the TSMC 0.35 μm mixed-signal CMOS technology. The die size of the prototype chip is 2.7 mm x 8 mm. At room temperature, the equivalent noise level of a typical channel reaches 66 e{sup -} (rms) at zero farad for a power consumption of 8 mW per channel. The linearity error is lower than 1% and the overall gain of the readout channel is 165 V/pC. The crosstalk between the channels is less than 3%. By connecting the readout ASIC to a CdZnTe detector, we obtained a γ-ray spectrum, the energy resolution is 5.1% at the 59.5-keV line of {sup 241}Am source. (authors)« less