Cache as point of coherence in multiprocessor system
Patent
·
OSTI ID:1333728
In a multiprocessor system, a conflict checking mechanism is implemented in the L2 cache memory. Different versions of speculative writes are maintained in different ways of the cache. A record of speculative writes is maintained in the cache directory. Conflict checking occurs as part of directory lookup. Speculative versions that do not conflict are aggregated into an aggregated version in a different way of the cache. Speculative memory access requests do not go to main memory.
- Research Organization:
- GLOBALFOUNDRIES INC., Grand Cayman, KY (Cayman Islands)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- B554331
- Assignee:
- GLOBALFOUNDRIES INC. (Grand Cayman, KY)
- Patent Number(s):
- 9,507,647
- Application Number:
- 13/008,531
- OSTI ID:
- 1333728
- Resource Relation:
- Patent File Date: 2011 Jan 18
- Country of Publication:
- United States
- Language:
- English
Similar Records
Cache directory lookup reader set encoding for partial cache line speculation support
Reader set encoding for directory of shared cache memory in multiprocessor system
Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution
Patent
·
Tue Oct 21 00:00:00 EDT 2014
·
OSTI ID:1333728
Reader set encoding for directory of shared cache memory in multiprocessor system
Patent
·
Tue Jun 10 00:00:00 EDT 2014
·
OSTI ID:1333728
+2 more
Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution
Patent
·
Tue Sep 16 00:00:00 EDT 2014
·
OSTI ID:1333728