Multi-input and binary reproducible, high bandwidth floating point adder in a collective network
Patent
·
OSTI ID:1332115
To add floating point numbers in a parallel computing system, a collective logic device receives the floating point numbers from computing nodes. The collective logic devices converts the floating point numbers to integer numbers. The collective logic device adds the integer numbers and generating a summation of the integer numbers. The collective logic device converts the summation to a floating point number. The collective logic device performs the receiving, the converting the floating point numbers, the adding, the generating and the converting the summation in one pass. One pass indicates that the computing nodes send inputs only once to the collective logic device and receive outputs only once from the collective logic device.
- Research Organization:
- International Business Machines Corporation, Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 9,495,131
- Application Number:
- 14/641,765
- OSTI ID:
- 1332115
- Country of Publication:
- United States
- Language:
- English
Similar Records
Multi-input and binary reproducible, high bandwidth floating point adder in a collective network
Algorithms for Efficient Reproducible Floating Point Summation
Generating and executing programs for a floating point single instruction multiple data instruction set architecture
Patent
·
2015
·
OSTI ID:1172141
Algorithms for Efficient Reproducible Floating Point Summation
Journal Article
·
2020
· ACM Transactions on Mathematical Software
·
OSTI ID:1800924
Generating and executing programs for a floating point single instruction multiple data instruction set architecture
Patent
·
2013
·
OSTI ID:1083443