skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Method for programming a flash memory

Abstract

A method of programming a flash memory is described. The method includes partitioning a flash memory into a first group having a first level of write-protection, a second group having a second level of write-protection, and a third group having a third level of write-protection. The write-protection of the second and third groups is disabled using an installation adapter. The third group is programmed using a Software Installation Device.

Inventors:
; ;
Publication Date:
Research Org.:
Bechtel Marine Propulsion Corporation, San Francisco, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1303386
Patent Number(s):
9,424,937
Application Number:
14/187,425
Assignee:
U.S. Department of Energy (Washington, DC) DOESC
Resource Type:
Patent
Resource Relation:
Patent File Date: 2014 Feb 24
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Brosky, Alexander R., Locke, William N., and Maher, Conrado M. Method for programming a flash memory. United States: N. p., 2016. Web.
Brosky, Alexander R., Locke, William N., & Maher, Conrado M. Method for programming a flash memory. United States.
Brosky, Alexander R., Locke, William N., and Maher, Conrado M. Tue . "Method for programming a flash memory". United States. doi:. https://www.osti.gov/servlets/purl/1303386.
@article{osti_1303386,
title = {Method for programming a flash memory},
author = {Brosky, Alexander R. and Locke, William N. and Maher, Conrado M.},
abstractNote = {A method of programming a flash memory is described. The method includes partitioning a flash memory into a first group having a first level of write-protection, a second group having a second level of write-protection, and a third group having a third level of write-protection. The write-protection of the second and third groups is disabled using an installation adapter. The third group is programmed using a Software Installation Device.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Aug 23 00:00:00 EDT 2016},
month = {Tue Aug 23 00:00:00 EDT 2016}
}

Patent:

Save / Share:
  • A memory system and method for providing atomic memory-based counter operations to operating systems and applications that make most efficient use of counter-backing memory and virtual and physical address space, while simplifying operating system memory management, and enabling the counter-backing memory to be used for purposes other than counter-backing storage when desired. The encoding and address decoding enabled by the invention provides all this functionality through a combination of software and hardware.
  • A system for memory allocation in a multiclass memory system includes a processor coupleable to a plurality of memories sharing a unified memory address space, and a library store to store a library of software functions. The processor identifies a type of a data structure in response to a memory allocation function call to the library for allocating memory to the data structure. Using the library, the processor allocates portions of the data structure among multiple memories of the multiclass memory system based on the type of the data structure.
  • A multiprocessor system is described, comprising: a bus; a memory connected to the bus; a peripheral device connected to the bus; a primary processor connected to the bus; the primary processor including an internal store, the primary processor outputting a plurality of function code signals; and control means connected to the bus for outputting a plurality of conditioning signals in response to the function code signals, the conditioning signals controlling the execution and direction of a direct data transfer between the peripheral device and the memory without intermediate storage of the data in the internal store of the primary processor,more » the direct data transfer executed in response to the conditioning signals, the bus tightly coupled to the peripheral device during the direct data transfer.« less
  • A vertical tube flash evaporator for introducing a superheated liquid into a flash evaporation chamber includes a vertical inlet tube with a flared diffuser portion at its upper outlet end. A plurality of annular screens are positioned in axially spaced-apart relation to each other around the periphery of the vertical tube and below the diffuser portion thereof. The screens are preferably curved upward in a cup-shaped configuration. These flash evaporators are shown in an ocean thermal energy conversion unit designed for generating electric power from differential temperature gradients in ocean water. The method of use of the flash evaporators ofmore » this invention includes flowing liquid upwardly through the vertical tube into the diffuser where initial expansion and boiling occurs quite violently and explosively. Unvaporized liquid sheets and drops collide with each other to enhance surface renewal and evaporation properties, and liquid flowing over the outlet end of the diffuser falls onto the curved screens for further surface renewal and evaporation.« less