skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Quantum simulation with a boson sampling circuit

Authors:
; ; ;
Publication Date:
Sponsoring Org.:
USDOE Office of Science (SC), Basic Energy Sciences (BES) (SC-22)
OSTI Identifier:
1297275
Grant/Contract Number:
BES-2013-066486
Resource Type:
Journal Article: Publisher's Accepted Manuscript
Journal Name:
Physical Review A
Additional Journal Information:
Journal Volume: 94; Journal Issue: 2; Related Information: CHORUS Timestamp: 2016-08-17 18:09:07; Journal ID: ISSN 2469-9926
Publisher:
American Physical Society
Country of Publication:
United States
Language:
English

Citation Formats

González Olivares, Diego, Peropadre, Borja, Aspuru-Guzik, Alán, and García-Ripoll, Juan José. Quantum simulation with a boson sampling circuit. United States: N. p., 2016. Web. doi:10.1103/PhysRevA.94.022319.
González Olivares, Diego, Peropadre, Borja, Aspuru-Guzik, Alán, & García-Ripoll, Juan José. Quantum simulation with a boson sampling circuit. United States. doi:10.1103/PhysRevA.94.022319.
González Olivares, Diego, Peropadre, Borja, Aspuru-Guzik, Alán, and García-Ripoll, Juan José. 2016. "Quantum simulation with a boson sampling circuit". United States. doi:10.1103/PhysRevA.94.022319.
@article{osti_1297275,
title = {Quantum simulation with a boson sampling circuit},
author = {González Olivares, Diego and Peropadre, Borja and Aspuru-Guzik, Alán and García-Ripoll, Juan José},
abstractNote = {},
doi = {10.1103/PhysRevA.94.022319},
journal = {Physical Review A},
number = 2,
volume = 94,
place = {United States},
year = 2016,
month = 8
}

Journal Article:
Free Publicly Available Full Text
Publisher's Version of Record at 10.1103/PhysRevA.94.022319

Citation Metrics:
Cited by: 1work
Citation information provided by
Web of Science

Save / Share:
  • The fundamental limitation in the measurement accuracy of detector/sensor low-level signals is determined by the noise of the electronic channels attached to the detector/sensor elements. In multichannel systems--such as silicon microstrip tracking detector systems for colliding particle experiments--where as many as 10 million detector/sensor elements are attached to the corresponding electronic channels, the power dissipation per channel has to be minimized. Furthermore, in a multichannel system, it is desirable to have a calibrationless system (or self-calibration system) so that the overall system performance is insensitive to the integrated circuit implementation nonidealities such as channel-to-channel offset and gain mismatches. This papermore » describes the design and experimental results of a multichannel calibrationless charge sampling integrated circuit for capacitive detector/sensor interfaces. The integrated circuit incorporates multiple channels of sensitive charge preamplifiers, current/charge-mode amplifiers, pipelined analog storage cells, A-to-D converters, and static CMOS digital control circuitry. It is implemented in a 1.2 {mu} single-poly double-metal CMOS P-well technology. The power dissipation is 1 mW/channel. The input-referred equivalent noise charge (ENC) for a detector/sensor source capacitance of 30 pF and an integration time window of 128 ns is 1,800 rms electrons. The input-referred channel-to-channel offset variation from chip to chip is only 292 rms electrons while the storage-cell-to-storage-cell offset variation is 142 rms electrons. The channel-to-channel gain variation from chip to chip is 1.6%.« less
  • A circuit for event sampling in experiments on muon catalysis of fusion reactions in mixture of hydrogen isotopes is described. It consists of a unit for detecting muon stops in the target and generation of a recording interval (a 10- {mu}sec gate signal), which includes a guard system for blocking of free beam particles, and a unit for generation of desired-event markers. The units are implemented as CAMAC modules of double width. 13 refs., 4 figs.
  • Analog switched-capacitor memory circuits are suitable for use in a wide range of applications where analog waveforms must be captured or delayed, such as the recording of pulse echo events and pulse shapes. Analog sampling systems based on switched-capacitor techniques offer performance superior to that of flash A/D converters and charge-coupled devices with respect to cost, density, dynamic range, sampling speed, and power consumption. This paper proposes an architecture with which sampling frequencies of several hundred megahertz can be achieved using conventional CMOS technology. Issues concerning the design and implementation of an analog memory circuit based on the proposed architecturemore » are presented. An experimental two-channel memory with 32 sampling cells in each channel has been integrated in a 2-[mu]m CMOS technology with poly-to-poly capacitors. The measured nonlinearity of this prototype is 0.03% for a 2.5 V input range, and the memory cell gain matching is 0.01% rms. The dynamic range of the memory exceeds 12 b for a sampling frequency of 700 MHz. The power dissipation for one channel operated from a single +5 V supply is 2 mW.« less
  • We theoretically study single and two-qubit dynamics in the circuit QED architecture. We focus on the current experimental design [Wallraff et al., Nature (London) 431, 162 (2004); Schuster et al., ibid. 445, 515 (2007)] in which superconducting charge qubits are capacitively coupled to a single high-Q superconducting coplanar resonator. In this system, logical gates are realized by driving the resonator with microwave fields. Advantages of this architecture are that it allows for multiqubit gates between non-nearest qubits and for the realization of gates in parallel, opening the possibility of fault-tolerant quantum computation with superconducting circuits. In this paper, we focusmore » on one- and two-qubit gates that do not require moving away from the charge-degeneracy sweet spot'. This is advantageous as it helps to increase the qubit dephasing time and does not require modification of the original circuit QED. However, these gates can, in some cases, be slower than those that do not use this constraint. Five types of two-qubit gates are discussed, these include gates based on virtual photons, real excitation of the resonator, and a gate based on the geometric phase. We also point out the importance of selection rules when working at the charge degeneracy point.« less