skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: System and method for memory allocation in a multiclass memory system

Abstract

A system for memory allocation in a multiclass memory system includes a processor coupleable to a plurality of memories sharing a unified memory address space, and a library store to store a library of software functions. The processor identifies a type of a data structure in response to a memory allocation function call to the library for allocating memory to the data structure. Using the library, the processor allocates portions of the data structure among multiple memories of the multiclass memory system based on the type of the data structure.

Inventors:
; ; ;
Publication Date:
Research Org.:
Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1259458
Patent Number(s):
9,377,954
Application Number:
14/273,751
Assignee:
Advanced Micro Devices, Inc. (Sunnyvale, CA) LLNL
DOE Contract Number:
AC52-07NA27344
Resource Type:
Patent
Resource Relation:
Patent File Date: 2014 May 09
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Loh, Gabriel, Meswani, Mitesh, Ignatowski, Michael, and Nutter, Mark. System and method for memory allocation in a multiclass memory system. United States: N. p., 2016. Web.
Loh, Gabriel, Meswani, Mitesh, Ignatowski, Michael, & Nutter, Mark. System and method for memory allocation in a multiclass memory system. United States.
Loh, Gabriel, Meswani, Mitesh, Ignatowski, Michael, and Nutter, Mark. Tue . "System and method for memory allocation in a multiclass memory system". United States. doi:. https://www.osti.gov/servlets/purl/1259458.
@article{osti_1259458,
title = {System and method for memory allocation in a multiclass memory system},
author = {Loh, Gabriel and Meswani, Mitesh and Ignatowski, Michael and Nutter, Mark},
abstractNote = {A system for memory allocation in a multiclass memory system includes a processor coupleable to a plurality of memories sharing a unified memory address space, and a library store to store a library of software functions. The processor identifies a type of a data structure in response to a memory allocation function call to the library for allocating memory to the data structure. Using the library, the processor allocates portions of the data structure among multiple memories of the multiclass memory system based on the type of the data structure.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jun 28 00:00:00 EDT 2016},
month = {Tue Jun 28 00:00:00 EDT 2016}
}

Patent:

Save / Share:
  • A memory system and method for providing atomic memory-based counter operations to operating systems and applications that make most efficient use of counter-backing memory and virtual and physical address space, while simplifying operating system memory management, and enabling the counter-backing memory to be used for purposes other than counter-backing storage when desired. The encoding and address decoding enabled by the invention provides all this functionality through a combination of software and hardware.
  • A system is described for allocating heating energy costs among units served by a common heat generating installation. Each unit includes a heat inlet line and a heat return line coupled to the heat generating installation. The heat return line has a valve therin responsive to given control signals for opening and closing, and a thermostat in each unit for producing the control signals for opening and closing the return line; the allocating system comprising: temperature responsive means located on the heat return line for providing a temperature signal which is a predetermined function of the temperature at the returnmore » line; and microcomputer means responsive to the temperature signal and to the control signal from the thermostat for recording the time during which the temperature signal corresponds to a temperature at or above a predetermined temperature and the thermostat signal simultaneously corresponds to the open condition of the valve; and allocating means responsive to the recorded time data for each of the units for allocating heating energy costs among the units.« less
  • This patent describes a method of tracing a Rulebase of an expert system with a data processing system, the improvement comprising the following steps: segmenting the Rulebase into a plurality of contextual units each of which has a size less than the size of the main memory unit, each contextual unit having a plurality of Rule trees having a Goal node at its root and a plurality of other nodes at the leaves of the tree; inserting a Rulebase Call action in a preselected field of selected records of the Rulebase to limit each contextual unit to a size thatmore » can be accommodated by the main memory; transferring a first contextual unit from the media to the main memory; tracing in a predetermined order a plurality of the Rule trees; interrupting the step of tracing in response to the inference engine detecting the RULEBASE CALL; transferring a second contextual unit to the main memory; transferring the first contextual unit to the storage media, and updating selected nodes in the called second unit with data collected during the step of tracing of the first contextual unit prior to the interruption.« less
  • A programmable memory system and method for enabling one or more processor devices access to shared memory in a computing environment, the shared memory including one or more memory storage structures having addressable locations for storing data. The system comprises: one or more first logic devices associated with a respective one or more processor devices, each first logic device for receiving physical memory address signals and programmable for generating a respective memory storage structure select signal upon receipt of pre-determined address bit values at selected physical memory address bit locations; and, a second logic device responsive to each of themore » respective select signal for generating an address signal used for selecting a memory storage structure for processor access. The system thus enables each processor device of a computing environment memory storage access distributed across the one or more memory storage structures.« less
  • This patent describes a method for use in a virtual machine type data processing system which comprises a main processor, a coprocessor, a first device independent operating system which executes directly only on the main processor and a second device dependent operating system which executes directly only on the coprocessor, and a Virtual Resource Manager consisting of a plurality of interrelated programming components which are executable on the main processor for selectively establishing at least two different type virtual machines which operate to process first and second application programs, each of which runs under a different one of the operatingmore » systems. The method comprising the following steps; (A) establishing with the Virtual Resource Manager, a first virtual machine that employs the main processor and one of the operating systems to process the first application program, (B) establishing in the VRM, a coprocessor programming subsystem component comprising programming subcomponents which function to define a virtual machine interface to the coprocessor, and (C) establishing with the coprocessor programming subsystem a second type virtual machine that employs the coprocessor and the device dependent operating system to process the second application program.« less