skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Jagged Tiling for Intra-tile Parallelism and Fine-Grain Multithreading

Abstract

In this paper, we have developed a novel methodology that takes into consideration multithreaded many-core designs to better utilize memory/processing resources and improve memory residence on tileable applications. It takes advantage of polyhedral analysis and transformation in the form of PLUTO, combined with a highly optimized finegrain tile runtime to exploit parallelism at all levels. The main contributions of this paper include the introduction of multi-hierarchical tiling techniques that increases intra tile parallelism; and a data-flow inspired runtime library that allows the expression of parallel tiles with an efficient synchronization registry. Our current implementation shows performance improvements on an Intel Xeon Phi board up to 32.25% against instances produced by state-of-the-art compiler frameworks for selected stencil applications.

Authors:
; ; ; ;
Publication Date:
Research Org.:
Pacific Northwest National Lab. (PNNL), Richland, WA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1236329
Report Number(s):
PNNL-SA-104854
KJ0402000
DOE Contract Number:  
AC05-76RL01830
Resource Type:
Conference
Resource Relation:
Conference: Languages and Compilers for Parallel Computing: 27th International Workshop (LCPC 2014), September 15-17, 2014, Hillsboro, Oregon. Lecture Notes in Computer Science, 8967:161-175
Country of Publication:
United States
Language:
English
Subject:
high performance; compiler; software optimization; locality

Citation Formats

Shrestha, Sunil, Manzano Franco, Joseph B., Marquez, Andres, Feo, John T., and Gao, Guang R. Jagged Tiling for Intra-tile Parallelism and Fine-Grain Multithreading. United States: N. p., 2015. Web. doi:10.1007/978-3-319-17473-0_11.
Shrestha, Sunil, Manzano Franco, Joseph B., Marquez, Andres, Feo, John T., & Gao, Guang R. Jagged Tiling for Intra-tile Parallelism and Fine-Grain Multithreading. United States. doi:10.1007/978-3-319-17473-0_11.
Shrestha, Sunil, Manzano Franco, Joseph B., Marquez, Andres, Feo, John T., and Gao, Guang R. Fri . "Jagged Tiling for Intra-tile Parallelism and Fine-Grain Multithreading". United States. doi:10.1007/978-3-319-17473-0_11.
@article{osti_1236329,
title = {Jagged Tiling for Intra-tile Parallelism and Fine-Grain Multithreading},
author = {Shrestha, Sunil and Manzano Franco, Joseph B. and Marquez, Andres and Feo, John T. and Gao, Guang R.},
abstractNote = {In this paper, we have developed a novel methodology that takes into consideration multithreaded many-core designs to better utilize memory/processing resources and improve memory residence on tileable applications. It takes advantage of polyhedral analysis and transformation in the form of PLUTO, combined with a highly optimized finegrain tile runtime to exploit parallelism at all levels. The main contributions of this paper include the introduction of multi-hierarchical tiling techniques that increases intra tile parallelism; and a data-flow inspired runtime library that allows the expression of parallel tiles with an efficient synchronization registry. Our current implementation shows performance improvements on an Intel Xeon Phi board up to 32.25% against instances produced by state-of-the-art compiler frameworks for selected stencil applications.},
doi = {10.1007/978-3-319-17473-0_11},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2015},
month = {5}
}

Conference:
Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share: