Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator
A method, system and computer program product are disclosed for generating clock signals for a cycle accurate FPGA based hardware accelerator used to simulate operations of a device-under-test (DUT). In one embodiment, the DUT includes multiple device clocks generating multiple device clock signals at multiple frequencies and at a defined frequency ratio; and the FPG hardware accelerator includes multiple accelerator clocks generating multiple accelerator clock signals to operate the FPGA hardware accelerator to simulate the operations of the DUT. In one embodiment, operations of the DUT are mapped to the FPGA hardware accelerator, and the accelerator clock signals are generated at multiple frequencies and at the defined frequency ratio of the frequencies of the multiple device clocks, to maintain cycle accuracy between the DUT and the FPGA hardware accelerator. In an embodiment, the FPGA hardware accelerator may be used to control the frequencies of the multiple device clocks.
- Research Organization:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- B554331
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 9,230,046
- Application Number:
- 13/435,614
- OSTI ID:
- 1234684
- Resource Relation:
- Patent File Date: 2012 Mar 30
- Country of Publication:
- United States
- Language:
- English
Similar Records
Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator
Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator