skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Atomic memory access hardware implementations

Abstract

Atomic memory access requests are handled using a variety of systems and methods. According to one example method, a data-processing circuit having an address-request generator that issues requests to a common memory implements a method of processing the requests using a memory-access intervention circuit coupled between the generator and the common memory. The method identifies a current atomic-memory access request from a plurality of memory access requests. A data set is stored that corresponds to the current atomic-memory access request in a data storage circuit within the intervention circuit. It is determined whether the current atomic-memory access request corresponds to at least one previously-stored atomic-memory access request. In response to determining correspondence, the current request is implemented by retrieving data from the common memory. The data is modified in response to the current request and at least one other access request in the memory-access intervention circuit.

Inventors:
; ;
Publication Date:
Research Org.:
The Board of Trustees of the Leland Stanford Junior University, Palo Alto, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1170374
Patent Number(s):
8,959,292
Application Number:
11/643,026
Assignee:
The Board of Trustees of the Leland Stanford Junior University (Palo Alto, CA)
DOE Contract Number:  
B523583
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Ahn, Jung Ho, Erez, Mattan, and Dally, William J. Atomic memory access hardware implementations. United States: N. p., 2015. Web.
Ahn, Jung Ho, Erez, Mattan, & Dally, William J. Atomic memory access hardware implementations. United States.
Ahn, Jung Ho, Erez, Mattan, and Dally, William J. Tue . "Atomic memory access hardware implementations". United States. https://www.osti.gov/servlets/purl/1170374.
@article{osti_1170374,
title = {Atomic memory access hardware implementations},
author = {Ahn, Jung Ho and Erez, Mattan and Dally, William J},
abstractNote = {Atomic memory access requests are handled using a variety of systems and methods. According to one example method, a data-processing circuit having an address-request generator that issues requests to a common memory implements a method of processing the requests using a memory-access intervention circuit coupled between the generator and the common memory. The method identifies a current atomic-memory access request from a plurality of memory access requests. A data set is stored that corresponds to the current atomic-memory access request in a data storage circuit within the intervention circuit. It is determined whether the current atomic-memory access request corresponds to at least one previously-stored atomic-memory access request. In response to determining correspondence, the current request is implemented by retrieving data from the common memory. The data is modified in response to the current request and at least one other access request in the memory-access intervention circuit.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2015},
month = {2}
}

Patent:

Save / Share:

Works referenced in this record:

Merrimac: Supercomputing with Streams
conference, January 2003

  • Dally, William J.; Knight, Timothy J.; Kapasi, Ujval J.
  • Proceedings of the 2003 ACM/IEEE conference on Supercomputing - SC '03
  • DOI: 10.1145/1048935.1050187

Imagine: media processing with streams
journal, January 2001

  • Khailany, B.; Dally, W. J.; Kapasi, U. J.
  • IEEE Micro, Vol. 21, Issue 2
  • DOI: 10.1109/40.918001

The Imagine Stream Processor
conference, January 2002

  • Kapasi, U. J.; Dally, W. J.; Rixner, S.
  • 2002 IEEE International Conference on Computer Design, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors
  • DOI: 10.1109/ICCD.2002.1106783

Analysis and Performance Results of a Molecular Modeling Application on Merrimac
conference, January 2004

  • Erez, M.; Garg, A.
  • Proceedings of the ACM/IEEE SC2004 Conference
  • DOI: 10.1109/SC.2004.69

Evaluating the Imagine Stream Architecture
journal, March 2004

  • Ahn, Jung Ho; Dally, William J.; Khailany, Brucek
  • ACM SIGARCH Computer Architecture News, Vol. 32, Issue 2
  • DOI: 10.1145/1028176.1006734

Scan primitives for vector computers
conference, January 1990


The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer
journal, February 1983


The CM-5 Connection Machine: a scalable supercomputer
journal, November 1993

  • Hillis, W. Daniel; Tucker, Lewis W.
  • Communications of the ACM, Vol. 36, Issue 11
  • DOI: 10.1145/163359.163361

FlexRAM: Toward an advanced Intelligent Memory system
conference, September 2012

  • Kang, Yi; Huang, Wei; Yoo, Seung-Moon
  • 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), 2012 IEEE 30th International Conference on Computer Design (ICCD)
  • DOI: 10.1109/ICCD.2012.6378608

Programmable stream processors
journal, August 2003


Cray T3D: a new dimension for Cray Research
conference, January 1993


The SGI Origin: a ccNUMA highly scalable server
journal, May 1997

  • Laudon, James; Lenoski, Daniel
  • ACM SIGARCH Computer Architecture News, Vol. 25, Issue 2
  • DOI: 10.1145/384286.264206

The network architecture of the Connection Machine CM-5 (extended abstract)
conference, January 1992

  • Leiserson, Charles E.; Wells, David S.; Wong, Monica C.
  • Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures - SPAA '92
  • DOI: 10.1145/140901.141883

The network architecture of the Connection Machine CM-5 (extended abstract)
conference, January 1992

  • Leiserson, Charles E.; Wells, David S.; Wong, Monica C.
  • Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures - SPAA '92
  • DOI: 10.1145/140901.141883

Synchronization and communication in the T3E multiprocessor
journal, September 1996


Scatter-Add in Data Parallel Architectures
conference, January 2005

  • Jung Ho Ahn, ; Erez, M.; Dally, W. J.
  • 11th International Symposium on High-Performance Computer Architecture
  • DOI: 10.1109/HPCA.2005.30