System, methods and apparatus for program optimization for multi-threaded processor architectures

Bastoul, Cedric; Lethin, Richard A.; Leung, Allen K.; Meister, Benoit J.; Szilagyi, Peter; Vasilache, Nicolas T.; Wohlford, David E.

Title: System, methods and apparatus for program optimization for multi-threaded processor architectures

Patent · Tue Jan 06 00:00:00 EST 2015

OSTI ID:1167014

Bastoul, Cedric; Lethin, Richard A.; Leung, Allen K.; Meister, Benoit J.; Szilagyi, Peter; Vasilache, Nicolas T.; Wohlford, David E.

Methods, apparatus and computer software product for source code optimization are provided. In an exemplary embodiment, a first custom computing apparatus is used to optimize the execution of source code on a second computing apparatus. In this embodiment, the first custom computing apparatus contains a memory, a storage medium and at least one processor with at least one multi-stage execution unit. The second computing apparatus contains at least two multi-stage execution units that allow for parallel execution of tasks. The first custom computing apparatus optimizes the code for parallelism, locality of operations and contiguity of memory accesses on the second computing apparatus. This Abstract is provided for the sole purpose of complying with the Abstract requirement rules. This Abstract is submitted with the explicit understanding that it will not be used to interpret or to limit the scope or the meaning of the claims.

View Patent

Cite

Export

Save

Research Organization:: Reservoir Labs, Inc., New York, NY (United States)

Sponsoring Organization:: USDOE

DOE Contract Number:: FG02-08ER85149

Assignee:: Reservoir Labs, Inc. (New York, NY)

Patent Number(s):: 8,930,926

Application Number:: 12/762,281

OSTI ID:: 1167014

Resource Relation:: Patent File Date: 2010 Apr 16

Country of Publication:: United States

Language:: English

References (130)

Cross-Product Refactoring Apparatus and Method Huang, Wei; Klicnik, Vladimir; Lo, Grace Hai Yan https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100162225 US Patent Application 12/339615; 20100162225	patent-application	June 2010
Synthesizing transformations for locality enhancement of imperfectly-nested loop nests Ahmed, Nawaaz; Mateev, Nikolay; Pingali, Keshav Proceedings of the 14th international conference on Supercomputing - ICS '00 https://doi.org/10.1145/335231.335245	conference	January 2000
A Compiler Framework for Tiling Imperfectly-Nested Loops Song, Yonghong; Li, Zhiyuan; Goos, Gerhard Languages and Compilers for Parallel Computing https://doi.org/10.1007/3-540-44905-1_12	book	January 2000
Normalised Givens rotations for recursive least squares processing McWhirter, J. G.; Walke, R. L.; Kadlec, J. VLSI Signal Processing, VIII https://doi.org/10.1109/VLSISP.1995.527503	conference	January 1995
Flow-insensitive interprocedural alias analysis in the presence of pointers Burke, Michael; Carini, Paul; Choi, Jong-Deok Languages and Compilers for Parallel Computing, p. 234-250 https://doi.org/10.1007/BFb0025882	book	June 2005
Counting Integer Points in Parametric Polytopes Using Barvinok's Rational Functions Verdoolaege, Sven; Seghir, Rachid; Beyls, Kristof Algorithmica, Vol. 48, Issue 1 https://doi.org/10.1007/s00453-006-1231-0	journal	February 2007
Array-data flow analysis and its use in array privatization Maydan, Dror E.; Amarasinghe, Saman P.; Lam, Monica S. Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL '93 https://doi.org/10.1145/158511.158515	conference	January 1993
A fast algorithm for finding dominators in a flowgraph Lengauer, Thomas; Tarjan, Robert Endre ACM Transactions on Programming Languages and Systems, Vol. 1, Issue 1 https://doi.org/10.1145/357062.357071	journal	January 1979
Method and system for reordering the instructions of a computer program to optimize its execution Heisch, Randall Ray https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6006033 US Patent Document 6,006,033	patent	December 1999
Data transformations for streaming applications on multiprocessors Liao, Shih-wei; Du, Zhaohui; Wu, Gansha https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070074195 US Patent Application 11/234484; 20070074195	patent-application	March 2007
Maximizing parallelism and minimizing synchronization with affine transforms Lim, Amy W.; Lam, Monica S. Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL '97 https://doi.org/10.1145/263699.263719	conference	January 1997
Polyhedral Code Generation in the Real World Vasilache, Nicolas; Bastoul, Cedric; Cohen, Albert Compiler Construction, p. 185-201 https://doi.org/10.1007/11688839_16	book	January 2006
Enabling Loop Fusion and Tiling for Cache Performance by Fixing Fusion-Preventing Data Dependences 2005 International Conference on Parallel Processing (ICPP'05) https://doi.org/10.1109/ICPP.2005.37	conference	January 2005
Adaptively weighted, partitioned context edit distance string matching Richardson, Alvin Charles; Davis, Charles Michael; Miranker, Daniel P. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020021838 US Patent Application 09/915603; 20020021838	patent-application	February 2002
Optimal weighted loop fusion for parallel programs Megiddo, Nimrod; Sarkar, Vivek Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures - SPAA '97 https://doi.org/10.1145/258492.258520	conference	January 1997
Register tiling in nonrectangular iteration spaces Jiménez, Marta; Llabería, José M.; Fernández, Agustín ACM Transactions on Programming Languages and Systems, Vol. 24, Issue 4 https://doi.org/10.1145/567097.567101	journal	July 2002
Semi-Automatic Composition of Loop Transformations for Deep Parallelism and Memory Hierarchies Girbal, Sylvain; Vasilache, Nicolas; Bastoul, Cédric International Journal of Parallel Programming, Vol. 34, Issue 3 https://doi.org/10.1007/s10766-006-0012-3	journal	June 2006
The Z-polyhedral model Gupta, Gautam; Rajopadhye, Sanjay Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '07 https://doi.org/10.1145/1229428.1229478	conference	January 2007
Speculative Code Motion for Memory Latency Hiding Li, Long; Dai, Jinquan; Lv, Zhiyuan https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090037889 US Patent Application 10/582519; 20090037889	patent-application	February 2009
Real-time document collection search engine with phrase indexing Kirsch, Steven T.; Chang, William; Miller, Ed https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5920854 US Patent Document 5,920,854	patent	July 1999
Variance Analysis for Translating Cuda code for Execution by a General Purpose Processor Grover, Vinod; Aarts, Bastiaan Joannes Matheus; Murphy, Michael https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090259997 US Patent Application 12/415090; 20090259997	patent-application	October 2009
Conversion of control dependence to data dependence Allen, J. R.; Kennedy, Ken; Porterfield, Carrie Proceedings of the 10th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL '83 https://doi.org/10.1145/567067.567085	conference	January 1983
System and method for performing regular expression matching with high parallelism Gai, Silvano; Malagrino, Dante https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7225188 US Patent Document 7,225,188	patent	May 2007
Network surveillance using long-term and short-term statistical profiles to determine suspicious network activity Porras, Phillip A.; Valdes, Alfonso https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7594260 US Patent Document 7,594,260	patent	September 2009
Efficient string matching: an aid to bibliographic search Aho, Alfred V.; Corasick, Margaret J. Communications of the ACM, Vol. 18, Issue 6 https://doi.org/10.1145/360825.360855	journal	June 1975
Software pipelining: an effective scheduling technique for VLIW machines Lam, M. ACM SIGPLAN Notices, Vol. 23, Issue 7 https://doi.org/10.1145/960116.54022	journal	July 1988
Loop optimization with mapping code on an architecture Danckaert, Koen; Catthoor, Francky https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6772415 US Patent Document 6,772,415	patent	August 2004
Manufacturing cheap, resilient, and stealthy opaque constructs Collberg, Christian; Thomborson, Clark; Low, Douglas Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL '98 https://doi.org/10.1145/268946.268962	conference	January 1998
System and method for identifying matches of query patterns to document text in a document textbase Masand, Brij M. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6131092 US Patent Document 6,131,092	patent	October 2000
Pipelined Processor and Compiler/Scheduler for Variable Number Branch Delay Slots Van De Waerdt, Jan-Willem; Roos, Steven https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100050164 US Patent Application 12/518485; 20100050164	patent-application	February 2010
Methods And Systems To Detect An Evasion Attack Varghese, George; Bonomi, Flavio; Fingerhut, John https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070192861 US Patent Application 11/552025; 20070192861	patent-application	August 2007
Scanning polyhedra with DO loops Ancourt, Corinne; Irigoin, François ACM SIGPLAN Notices, Vol. 26, Issue 7 https://doi.org/10.1145/109626.109631	journal	July 1991
Method and apparatus for improving performance of a program using a loop interchange, loop distribution, loop interchange sequence Schooler, Richard https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6038398 US Patent Document 6,038,398	patent	March 2000
Static branch frequency and program profile analysis Wu, Youfeng; Larus, James R. Proceedings of the 27th annual international symposium on Microarchitecture - MICRO 27 https://doi.org/10.1145/192724.192725	conference	January 1994
The program dependence graph and its use in optimization Ferrante, Jeanne; Ottenstein, Karl J.; Warren, Joe D. ACM Transactions on Programming Languages and Systems, Vol. 9, Issue 3 https://doi.org/10.1145/24039.24041	journal	July 1987
Automatic mapping of nested loops to FPGAS Ramanujam, J.; Sadayappan, P. Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '07 https://doi.org/10.1145/1229428.1229446	conference	January 2007
Lattice-based memory allocation Darte, Alain; Schreiber, Rob; Villard, Gilles Proceedings of the international conference on Compilers, architectures and synthesis for embedded systems - CASES '03 https://doi.org/10.1145/951710.951749	conference	January 2003
Some efficient solutions to the affine scheduling problem. I. One-dimensional time Feautrier, Paul International Journal of Parallel Programming, Vol. 21, Issue 5, p. 313-347 https://doi.org/10.1007/BF01407835	journal	October 1992
Lattice-Based Memory Allocation Darte, A.; Schreiber, R.; Villard, G. IEEE Transactions on Computers, Vol. 54, Issue 10 https://doi.org/10.1109/TC.2005.167	journal	October 2005
Parallel Sparse Supports for Array Intrinsic Functions of Fortran 90 Chang, Rong-Guey; Chuang, Tyng-Ruey; Lee, Jenq Kuen The Journal of Supercomputing, Vol. 18, Issue 3, p. 305-339 https://doi.org/10.1023/A:1008113800183	journal	March 2001
Tiling Imperfectly-nested Loop Nests Ahmed, N.; Mateev, N.; Pingali, K. ACM/IEEE SC 2000 Conference (SC'00) https://doi.org/10.1109/SC.2000.10018	conference	January 2000
System and method for optimizing operations via dataflow analysis Scales, Daniel J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7185327 US Patent Document 7,185,327	patent	February 2007
System and Method for Domain Stretching for an Advanced Dual-Representation Polyhedral Loop Transformation Framework Eichenberger, Alexandre E.; O'Brien, John K. P.; O'Brien, Kathryn M. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090307673 US Patent Application 11/861503; 20090307673	patent-application	December 2009
An experimental evaluation of tiling and shackling for memory hierarchy management Kodukula, Induprakas; Pingali, Keshav; Cox, Robert Proceedings of the 13th international conference on Supercomputing - ICS '99 https://doi.org/10.1145/305138.305243	conference	January 1999
A Library for Doing Polyhedral Operations Wilde, Doran K. Parallel Algorithms and Applications, Vol. 15, Issue 3-4 https://doi.org/10.1080/01495730008947354	journal	December 2000
Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints Cousot, Patrick; Cousot, Radhia Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL '77 https://doi.org/10.1145/512950.512973	conference	January 1977
Towards automatic generation of vulnerability-based signatures Brumley, D.; Newsome, J.; Song, D. 2006 IEEE Symposium on Security and Privacy (S&P'06) https://doi.org/10.1109/SP.2006.41	conference	January 2006
Distributed Microarchitectural Protocols in the TRIPS Prototype Processor Sankaralingam, Karthikeyan; Nagarajan, Ramadass; McDonald, Robert 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06) https://doi.org/10.1109/MICRO.2006.19	conference	December 2006
Full regular expression search of network traffic Mathur, Alok; Beylin, Boris https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6952694 US Patent Document 6,952,694	patent	October 2005
Iterative modulo scheduling: an algorithm for software pipelining loops Rau, B. Ramakrishna Proceedings of the 27th annual international symposium on Microarchitecture - MICRO 27 https://doi.org/10.1145/192724.192731	conference	January 1994
On the Best Rank-1 and Rank-( R ₁ , R ₂ ,. . ., R _N ) Approximation of Higher-Order Tensors De Lathauwer, Lieven; De Moor, Bart; Vandewalle, Joos SIAM Journal on Matrix Analysis and Applications, Vol. 21, Issue 4 https://doi.org/10.1137/S0895479898346995	journal	January 2000
Method and system for memory management optimization Schreiber, Robert S. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040034754 US Patent Application 10/223224; 20040034754	patent-application	February 2004
Whole program path profiling Larus, James R.; Fraser, Christopher W. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6327699 US Patent Document 6,327,699	patent	December 2001
Event Detection Method Cao, Bin; Wang, Yong https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080010680 US Patent Application 11/691155; 20080010680	patent-application	January 2008
Solving SAT and SAT Modulo Theories: From an abstract Davis--Putnam--Logemann--Loveland procedure to DPLL( Nieuwenhuis, Robert; Oliveras, Albert; Tinelli, Cesare Journal of the ACM, Vol. 53, Issue 6 https://doi.org/10.1145/1217856.1217859	journal	November 2006
Intrusion detection signature analysis using regular expressions and logical operators Shanklin, Steven D.; Bernhard, Thomas E.; Lathem, Gerald S. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6792546 US Patent Document 6,792,546	patent	September 2004
Revisiting the decomposition of Karp, Miller and Winograd Darte, A.; Vivien, F. Proceedings The International Conference on Application Specific Array Processors https://doi.org/10.1109/ASAP.1995.522901	conference	January 1995
Bi-Directional Communication in a Parallel Processing Environment Stefansson, Halldor Narfi; Dean, Loren; Lurie, Roy https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090119677 US Patent Application 11/841861; 20090119677	patent-application	May 2009
Efficient data compression methods for multidimensional sparse array operations based on the ekmr scheme IEEE Transactions on Computers, Vol. 52, Issue 12 https://doi.org/10.1109/TC.2003.1252859	journal	December 2003
Early Control of Register Pressure for Software Pipelined Loops Sid-Ahmed-Ali, Touati; Eisenbeis, Christine; Goos, Gerhard Compiler Construction https://doi.org/10.1007/3-540-36579-6_2	book	January 2003
Some efficient solutions to the affine scheduling problem. Part II. Multidimensional time Feautrier, Paul International Journal of Parallel Programming, Vol. 21, Issue 6 https://doi.org/10.1007/BF01379404	journal	December 1992
Supernode partitioning Irigoin, F.; Triolet, R. Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL '88 https://doi.org/10.1145/73560.73588	conference	January 1988
Effective partial redundancy elimination Briggs, Preston; Cooper, Keith D. Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation - PLDI '94 https://doi.org/10.1145/178243.178257	conference	January 1994
Background memory allocation for multi-dimensional signal processing Balasa, Florin; Catthoor, Francky; De Man, Hugo https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5742814 US Patent Document 5,742,814	patent	April 1998
Search apparatus and method using order pattern including repeating pattern Akaboshi, Naoki https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6912526 US Patent Document 6,912,526	patent	June 2005
System and method for creating systolic solvers Cronquist, Darren Charles; Schlansker, Michael https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7086038 US Patent Document 7,086,038	patent	August 2006
Information management and retrieval Weeks, Richard https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6338057 US Patent Document 6,338,057	patent	January 2002
Generation of Efficient Nested Loops from Polyhedra Quillere, Fabien; Rajopadhye, Sanjay; Wilde, Doran International Journal of Parallel Programming, Vol. 28, Issue 5, p. 469-498 https://doi.org/10.1023/A:1007554627716	journal	October 2000
Compiler Apparatus and Method for Optimizing Loops in a Computer Program Roediger, Robert Ralph; Schmidt, William Jon https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20030097652 US Patent Application 09992324; 20030097652	patent-application	May 2003
Dataflow analysis of array and scalar references Feautrier, Paul International Journal of Parallel Programming, Vol. 20, Issue 1, p. 23-53 https://doi.org/10.1007/BF01407931	journal	February 1991
Non-literal textual search using fuzzy finite-state linear non-deterministic automata Hunter, Kenneth M. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6018735 US Patent Document 6,018,735	patent	January 2000
The mapping of linear recurrence equations on regular arrays Quinton, Patrice; van Dongen, Vincent Journal of VLSI signal processing systems for signal, image and video technology, Vol. 1, Issue 2, p. 95-113 https://doi.org/10.1007/BF02477176	journal	October 1989
A Geometric Programming Framework for Optimal Multi-Level Tiling Renganarayana, L.; Rajopadhye, S. Proceedings of the ACM/IEEE SC2004 Conference https://doi.org/10.1109/SC.2004.3	conference	January 2004
Value dependence graphs: representation without taxation Weise, Daniel; Crew, Roger F.; Ernst, Michael Proceedings of the 21st ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL '94 https://doi.org/10.1145/174675.177907	conference	January 1994
Scalable Tensor Decompositions for Multi-aspect Data Mining Kolda, Tamara G.; Sun, Jimeng 2008 Eighth IEEE International Conference on Data Mining (ICDM) https://doi.org/10.1109/ICDM.2008.89	conference	December 2008
Parallel programming computing system to dynamically allocate program portions Little, John N.; Hicklin, Joseph F.; Martin, Jocelyn Luke https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8108845 US Patent Document 8,108,845	patent	January 2012
Operator strength reduction Cooper, Keith D.; Simpson, L. Taylor; Vick, Christopher A. ACM Transactions on Programming Languages and Systems, Vol. 23, Issue 5 https://doi.org/10.1145/504709.504710	journal	September 2001
Loop allocation for optimizing compilers Archambault, Roch G.; Blainey, Robert J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6651246 US Patent Document 6,651,246	patent	November 2003
Parallel processing of distributed arrays and optimum data distribution Luszczek, Piotr R.; Little, John N.; Martin, Jocelyn Luke https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8250550 US Patent Document 8,250,550	patent	August 2012
A practical automatic polyhedral parallelizer and locality optimizer Bondhugula, Uday; Hartono, Albert; Ramanujam, J. ACM SIGPLAN Notices, Vol. 43, Issue 6 https://doi.org/10.1145/1379022.1375595	journal	May 2008
Code generation for multiple mappings Kelly, W.; Pugh, W.; Rosser, E. Proceedings Frontiers '95. The Fifth Symposium on the Frontiers of Massively Parallel Computation https://doi.org/10.1109/FMPC.1995.380437	conference	January 1994
Iterated register coalescing George, Lal; Appel, Andrew W. ACM Transactions on Programming Languages and Systems, Vol. 18, Issue 3 https://doi.org/10.1145/229542.229546	journal	May 1996
Constant propagation with conditional branches Wegman, Mark N.; Zadeck, F. Kenneth ACM Transactions on Programming Languages and Systems, Vol. 13, Issue 2 https://doi.org/10.1145/103135.103136	journal	April 1991
Binary state machine system and method for REGEX processing of a data stream in an intrusion detection system Carter, Earl Thomas https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6880087 US Patent Document 6,880,087	patent	April 2005
Solution and Optimization of Systems of Pseudo-Boolean Constraints Aloul, Fadi A.; Ramani, Arathi; Sakallah, Karem A. IEEE Transactions on Computers, Vol. 56, Issue 10 https://doi.org/10.1109/TC.2007.1075	journal	October 2007
Blocking and array contraction across arbitrarily nested loops using affine partitioning Lim, Amy W.; Liao, Shih-Wei; Lam, Monica S. ACM SIGPLAN Notices, Vol. 36, Issue 7 https://doi.org/10.1145/568014.379586	journal	July 2001
Efficient representation scheme for multidimensional array operations IEEE Transactions on Computers, Vol. 51, Issue 3 https://doi.org/10.1109/12.990130	journal	March 2002
Minimum-cost network hardening Noel, Steven E.; Jajodia, Sushil; O'Berry, Brian C. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060085858 US Patent Application 11/250449; 20060085858	patent-application	April 2006
Global code motion/global value numbering Click, Cliff ACM SIGPLAN Notices, Vol. 30, Issue 6 https://doi.org/10.1145/223428.207154	journal	June 1995
Latency tolerant risc-based multiple processor with event driven locality managers resulting from variable tagging Casavant, Thomas L.; Fineberg, Samuel A. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5442797 US Patent Document 5,442,797	patent	August 1995
Undecidability of static analysis Landi, William ACM Letters on Programming Languages and Systems, Vol. 1, Issue 4 https://doi.org/10.1145/161494.161501	journal	December 1992
Memory manager for heterogeneous memory control Sakarda, Premanand; Brandt, Todd; Wu, Hai Hua https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070033367 US Patent Application 11/196959; 20070033367	patent-application	February 2007
Selective code generation optimization for an advanced dual-representation polyhedral loop transformation framework Eichenberger, Alexandre E.; O'Brien, John Kevin Patrick; O'Brien, Kathryn M. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8087010 US Patent Document 8,087,010	patent	December 2011
Adaptive transaction manager for complex transactions and business process McGoveran, David O. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040068501 US Patent Application 10/263589; 20040068501	patent-application	April 2004
An Efficient Inclusion-Based Points-To Analysis for Strictly-Typed Languages Whaley, John; Lam, Monica S.; Goos, Gerhard Static Analysis https://doi.org/10.1007/3-540-45789-5_15	book	January 2002
Adaptive array beamforming with fixed-point arithmetic matrix inversion using Givens rotations Rabinkin, Daniel V.; Song, William; Vai, M. Michael https://doi.org/10.1117/12.448661	conference	November 2001
Method for execution of query to search strings of characters that match pattern with a target string utilizing bit vector Fritchman, Barry Lynn https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6785677 US Patent Document 6,785,677	patent	August 2004
Modification of swing modulo scheduling to reduce register usage Martin, Allan Russell https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060048123 US Patent Application 10/930039; 20060048123	patent-application	March 2006
On the (Im)possibility of Obfuscating Programs Barak, Boaz; Goldreich, Oded; Impagliazzo, Rusell Advances in Cryptology — CRYPTO 2001 https://doi.org/10.1007/3-540-44647-8_1	book	January 2001
Symbolic array dataflow analysis for array privatization and program parallelization Gu, Junjie; Li, Zhiyuan; Lee, Gyungho Proceedings of the 1995 ACM/IEEE conference on Supercomputing (CDROM) - Supercomputing '95 https://doi.org/10.1145/224170.224318	conference	January 1995
Simultaneously searching for a plurality of patterns definable by complex expressions, and efficiently generating data for such searching Cheng, Paul; Chien, Fangli https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7260558 US Patent Document 7,260,558	patent	August 2007
Collecting and analyzing graphical data flow web application results from multiple users Austin, Paul F.; Kudukoli, Ramprasad https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8307347 US Patent Document 8,307,347	patent	November 2012
Partial dead code elimination Knoop, Jens; Rüthing, Oliver; Steffen, Bernhard ACM SIGPLAN Notices, Vol. 29, Issue 6 https://doi.org/10.1145/773473.178256	journal	June 1994
Configurable string matching hardware for speeding up intrusion detection Aldwairi, Monther; Conte, Thomas; Franzon, Paul ACM SIGARCH Computer Architecture News, Vol. 33, Issue 1 https://doi.org/10.1145/1055626.1055640	journal	March 2005
Memory optimization by counting points in integer transformations of parametric polytopes Seghir, Rachid; Loechner, Vincent Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems - CASES '06 https://doi.org/10.1145/1176760.1176771	conference	January 2006
System and method for regular expression matching using index Cho, Junghoo; Rajagopalan, Sridhar https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6754650 US Patent Document 6,754,650	patent	June 2004
Generating efficient parallel code using partitioning, coalescing, and degenerative loop and guard removal Liao, Shih-wei; Du, Zhao Hui; Cheng, Bu Qi https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7757222 US Patent Document 7,757,222	patent	July 2010
Scanning polyhedra without Do-loops Boulet, P.; Feautrier, P. Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192) https://doi.org/10.1109/PACT.1998.727127	conference	January 1998
A data locality optimizing algorithm Wolf, Michael E.; Lam, Monica S. ACM SIGPLAN Notices, Vol. 26, Issue 6 https://doi.org/10.1145/113446.113449	journal	June 1991
Locality manager having memory and independent code, bus interface logic, and synchronization components for a processing element for intercommunication in a latency tolerant multiple processor Casavant, Thomas L.; Fineberg, Samuel A.; Bright, Devin L. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5613136 US Patent Document 5,613,136	patent	March 1997
Cache miss equations: a compiler framework for analyzing and tuning memory behavior Ghosh, Somnath; Martonosi, Margaret; Malik, Sharad ACM Transactions on Programming Languages and Systems, Vol. 21, Issue 4 https://doi.org/10.1145/325478.325479	journal	July 1999
Scaling to the end of silicon with EDGE architectures Burger, D.; Keckler, S. W.; McKinley, K. S. Computer, Vol. 37, Issue 7 https://doi.org/10.1109/MC.2004.65	journal	July 2004
Automatic memory layout transformations to optimize spatial locality in parameterized loop nests Clauss, Philippe; Meister, Benoît ACM SIGARCH Computer Architecture News, Vol. 28, Issue 1 https://doi.org/10.1145/346023.346031	journal	March 2000
Deobfuscation: Reverse Engineering Obfuscated Code Udupa, S. K.; Debray, S. K.; Madou, M. 12th Working Conference on Reverse Engineering (WCRE'05) https://doi.org/10.1109/WCRE.2005.13	conference	January 2005
Dynamic signature inspection-based network intrusion detection Vaidya, Vimal https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6279113 US Patent Document 6,279,113	patent	August 2001
Execution of hardware description language (HDL) programs Eng, Tommy K. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8230408 US Patent Document 8,230,408	patent	July 2012
Arrangement in a network for passing control of distributed data between network nodes for optimized client access based on locality Turner, Bryan C.; Toebes, John https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7634566 US Patent Document 7,634,566	patent	December 2009
Integrated circuit apparatus and method for high throughput signature based network applications Barrie, Robert Matthew; Gould, Stephen; Williams, Darren https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050114700 US Patent Application 10/640870; 20050114700	patent-application	May 2005
Verifying safety properties of a class of infinite-state distributed algorithms Jonsson, Bengt; Kempe, Lars; Goos, Gerhard Computer Aided Verification https://doi.org/10.1007/3-540-60045-0_39	book	January 1995
An accurate cost model for guiding data locality transformations Vera, Xavier; Abella, Jaume; Llosa, Josep ACM Transactions on Programming Languages and Systems, Vol. 27, Issue 5 https://doi.org/10.1145/1086642.1086646	journal	September 2005
A simple graph-based intermediate representation Click, Cliff; Paleczny, Michael ACM SIGPLAN Notices, Vol. 30, Issue 3 https://doi.org/10.1145/202530.202534	journal	March 1995
Method of, system for, and computer program product for minimizing loop execution time by optimizing block/tile sizes Megiddo, Nimrod; Sarkar, Vivek https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5953531 US Patent Document 5,953,531	patent	September 1999
Searching for patterns in encrypted data Arnold, William C.; Chess, David M.; Kephart, Jeffrey O. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5442699 US Patent Document 5,442,699	patent	August 1995
System and Method for Advanced Polyhedral Loop Transformations of Source Code in a Compiler Eichenberger, Alexandre E.; O'Brien, John K. P.; O'Brien, Kathryn M. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090083724 US Patent Application 11/861449; 20090083724	patent-application	March 2009
Ultra-fast aliasing analysis using CLA: a million lines of C code in a second Heintze, Nevin; Tardieu, Olivier ACM SIGPLAN Notices, Vol. 36, Issue 5 https://doi.org/10.1145/381694.378855	journal	May 2001
Media for performing parallel processing of distributed arrays Luszczek, Piotr R.; Little, John N.; Martin, Jocelyn Luke https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8255890 US Patent Document 8,255,890	patent	August 2012
Impact of memory hierarchy on program partitioning and scheduling Kaplow, W. K.; Maniatty, W. A.; Szymanski, B. K. Twenty-Eighth Annual Hawaii International Conference on System Sciences, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences https://doi.org/10.1109/HICSS.1995.375473	conference	January 1995
Two Fast Algorithms for Sparse Matrices: Multiplication and Permuted Transposition Gustavson, Fred G. ACM Transactions on Mathematical Software, Vol. 4, Issue 3 https://doi.org/10.1145/355791.355796	journal	September 1978
Method and system for memory management optimization Schreiber, Robert https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6952821 US Patent Document 6,952,821	patent	October 2005
Method and apparatus for a generic language interface to apply loop optimization transformations Blainey, Robert James; Tal, Arie https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060048121 US Patent Application 10/926601; 20060048121	patent-application	March 2006

Cited By (1)

System, methods and apparatus for program optimization for multi-threaded processor architectures Bastoul, Cedric; Lethin, Richard A.; Leung, Allen K. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8930926 US Patent Document 8,930,926	patent	January 2015

Similar Records

Scalable Triadic Analysis of Large-Scale Graphs: Multi-Core vs. Multi-Processor vs. Multi-Threaded Shared Memory Architectures

Conference · Sat Sep 01 00:00:00 EDT 2012 · OSTI ID:1167014

Chin, George; Marquez, Andres; Choudhury, Sutanay; +1 more

Drawing processor for computer graphic system using a plurality of parallel processors which each handle a group of display screen scanlines

Patent · Tue Oct 30 00:00:00 EST 1990 · OSTI ID:1167014

Werner, R G; Ryherd, E L

Deploy threading in Nalu solver stack

Technical Report · Mon Oct 01 00:00:00 EDT 2018 · OSTI ID:1167014

Prokopenko, Andrey; Thomas, Stephen; Swirydowicz, Kasia; +4 more

Related Subjects

42 ENGINEERING

Title: System, methods and apparatus for program optimization for multi-threaded processor architectures

Citation Formats

References (130)

Cited By (1)

Similar Records

Related Subjects