skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: System, methods and apparatus for program optimization for multi-threaded processor architectures

Abstract

Methods, apparatus and computer software product for source code optimization are provided. In an exemplary embodiment, a first custom computing apparatus is used to optimize the execution of source code on a second computing apparatus. In this embodiment, the first custom computing apparatus contains a memory, a storage medium and at least one processor with at least one multi-stage execution unit. The second computing apparatus contains at least two multi-stage execution units that allow for parallel execution of tasks. The first custom computing apparatus optimizes the code for parallelism, locality of operations and contiguity of memory accesses on the second computing apparatus. This Abstract is provided for the sole purpose of complying with the Abstract requirement rules. This Abstract is submitted with the explicit understanding that it will not be used to interpret or to limit the scope or the meaning of the claims.

Inventors:
; ; ; ; ; ;
Publication Date:
Research Org.:
Reservoir Labs, Inc., New York, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1167014
Patent Number(s):
8,930,926
Application Number:
12/762,281
Assignee:
Reservoir Labs, Inc. (New York, NY) CHO
DOE Contract Number:  
FG02-08ER85149
Resource Type:
Patent
Resource Relation:
Patent File Date: 2010 Apr 16
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING

Citation Formats

Bastoul, Cedric, Lethin, Richard A, Leung, Allen K, Meister, Benoit J, Szilagyi, Peter, Vasilache, Nicolas T, and Wohlford, David E. System, methods and apparatus for program optimization for multi-threaded processor architectures. United States: N. p., 2015. Web.
Bastoul, Cedric, Lethin, Richard A, Leung, Allen K, Meister, Benoit J, Szilagyi, Peter, Vasilache, Nicolas T, & Wohlford, David E. System, methods and apparatus for program optimization for multi-threaded processor architectures. United States.
Bastoul, Cedric, Lethin, Richard A, Leung, Allen K, Meister, Benoit J, Szilagyi, Peter, Vasilache, Nicolas T, and Wohlford, David E. Tue . "System, methods and apparatus for program optimization for multi-threaded processor architectures". United States. doi:. https://www.osti.gov/servlets/purl/1167014.
@article{osti_1167014,
title = {System, methods and apparatus for program optimization for multi-threaded processor architectures},
author = {Bastoul, Cedric and Lethin, Richard A and Leung, Allen K and Meister, Benoit J and Szilagyi, Peter and Vasilache, Nicolas T and Wohlford, David E},
abstractNote = {Methods, apparatus and computer software product for source code optimization are provided. In an exemplary embodiment, a first custom computing apparatus is used to optimize the execution of source code on a second computing apparatus. In this embodiment, the first custom computing apparatus contains a memory, a storage medium and at least one processor with at least one multi-stage execution unit. The second computing apparatus contains at least two multi-stage execution units that allow for parallel execution of tasks. The first custom computing apparatus optimizes the code for parallelism, locality of operations and contiguity of memory accesses on the second computing apparatus. This Abstract is provided for the sole purpose of complying with the Abstract requirement rules. This Abstract is submitted with the explicit understanding that it will not be used to interpret or to limit the scope or the meaning of the claims.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jan 06 00:00:00 EST 2015},
month = {Tue Jan 06 00:00:00 EST 2015}
}

Patent:

Save / Share:

Works referenced in this record:

Verifying safety properties of a class of infinite-state distributed algorithms
book, January 1995


On the (Im)possibility of Obfuscating Programs
book, January 2001

  • Barak, Boaz; Goldreich, Oded; Impagliazzo, Rusell
  • Advances in Cryptology — CRYPTO 2001
  • DOI: 10.1007/3-540-44647-8_1

Flow-insensitive interprocedural alias analysis in the presence of pointers
book, June 2005

  • Burke, Michael; Carini, Paul; Choi, Jong-Deok
  • Languages and Compilers for Parallel Computing, p. 234-250
  • DOI: 10.1007/BFb0025882

Some efficient solutions to the affine scheduling problem. I. One-dimensional time
journal, October 1992

  • Feautrier, Paul
  • International Journal of Parallel Programming, Vol. 21, Issue 5, p. 313-347
  • DOI: 10.1007/BF01407835

Dataflow analysis of array and scalar references
journal, February 1991

  • Feautrier, Paul
  • International Journal of Parallel Programming, Vol. 20, Issue 1, p. 23-53
  • DOI: 10.1007/BF01407931

Generation of Efficient Nested Loops from Polyhedra
journal, October 2000

  • Quillere, Fabien; Rajopadhye, Sanjay; Wilde, Doran
  • International Journal of Parallel Programming, Vol. 28, Issue 5, p. 469-498
  • DOI: 10.1023/A:1007554627716

The mapping of linear recurrence equations on regular arrays
journal, October 1989

  • Quinton, Patrice; van Dongen, Vincent
  • Journal of VLSI signal processing systems for signal, image and video technology, Vol. 1, Issue 2, p. 95-113
  • DOI: 10.1007/BF02477176

Adaptive array beamforming with fixed-point arithmetic matrix inversion using Givens rotations
conference, November 2001


A Compiler Framework for Tiling Imperfectly-Nested Loops
book, January 2000

  • Song, Yonghong; Li, Zhiyuan; Goos, Gerhard
  • Languages and Compilers for Parallel Computing
  • DOI: 10.1007/3-540-44905-1_12

Early Control of Register Pressure for Software Pipelined Loops
book, January 2003


Polyhedral Code Generation in the Real World
book, January 2006

  • Vasilache, Nicolas; Bastoul, Cedric; Cohen, Albert
  • Compiler Construction, p. 185-201
  • DOI: 10.1007/11688839_16

An Efficient Inclusion-Based Points-To Analysis for Strictly-Typed Languages
book, January 2002


Parallel Sparse Supports for Array Intrinsic Functions of Fortran 90
journal, March 2001

  • Chang, Rong-Guey; Chuang, Tyng-Ruey; Lee, Jenq Kuen
  • The Journal of Supercomputing, Vol. 18, Issue 3, p. 305-339
  • DOI: 10.1023/A:1008113800183