Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses
Patent
·
OSTI ID:1156947
In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.
- Research Organization:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- B554331
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 8,832,403
- Application Number:
- 12/796,411
- OSTI ID:
- 1156947
- Country of Publication:
- United States
- Language:
- English
Similar Records
Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses
Low latency memory access and synchronization
Low latency memory access and synchronization
Patent
·
Tue Aug 15 00:00:00 EDT 2017
·
OSTI ID:1156947
Low latency memory access and synchronization
Patent
·
Tue Feb 06 00:00:00 EST 2007
·
OSTI ID:1156947
+8 more
Low latency memory access and synchronization
Patent
·
Tue Oct 19 00:00:00 EDT 2010
·
OSTI ID:1156947
+7 more