skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches

Abstract

Use of NVM (Non-volatile memory) devices such as ReRAM (resistive RAM) and STT-RAM (spin transfer torque RAM) for designing on-chip caches holds the promise of providing a high-density, low-leakage alternative to SRAM. However, low write endurance of NVMs, along with the write-variation introduced by existing cache management schemes may significantly limit the lifetime of NVM caches. We present LastingNVCache, a technique for improving lifetime of NVM caches by mitigating the intra-set write variation. LastingNVCache works on the key idea that by periodically flushing a frequently-written data-item, the next time the block can be made to load into a cold block in the set. Through this, the future writes to that data-item can be redirected from a hot block to a cold block, which leads to improvement in the cache lifetime. Microarchitectural simulations have shown that LastingNVCache provides 6.36X, 9.79X, and 10.94X improvement in lifetime for single, dual and quad-core systems. Also, its implementation overhead is small and it outperforms a recently proposed technique for improving lifetime of NVM caches.

Authors:
 [1];  [1];  [1]
  1. ORNL
Publication Date:
Research Org.:
Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)
Sponsoring Org.:
USDOE Office of Science (SC)
OSTI Identifier:
1143559
DOE Contract Number:  
DE-AC05-00OR22725
Resource Type:
Conference
Resource Relation:
Conference: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Tampa, FL, USA, 20140709, 20140711
Country of Publication:
United States
Language:
English
Subject:
Non-volatile memory (NVM); microarchitectural technique; device lifetime; write-endurance; wear-leveling; intra-set write variation

Citation Formats

Mittal, Sparsh, Vetter, Jeffrey S, and Li, Dong. LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches. United States: N. p., 2014. Web.
Mittal, Sparsh, Vetter, Jeffrey S, & Li, Dong. LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches. United States.
Mittal, Sparsh, Vetter, Jeffrey S, and Li, Dong. Wed . "LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches". United States.
@article{osti_1143559,
title = {LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches},
author = {Mittal, Sparsh and Vetter, Jeffrey S and Li, Dong},
abstractNote = {Use of NVM (Non-volatile memory) devices such as ReRAM (resistive RAM) and STT-RAM (spin transfer torque RAM) for designing on-chip caches holds the promise of providing a high-density, low-leakage alternative to SRAM. However, low write endurance of NVMs, along with the write-variation introduced by existing cache management schemes may significantly limit the lifetime of NVM caches. We present LastingNVCache, a technique for improving lifetime of NVM caches by mitigating the intra-set write variation. LastingNVCache works on the key idea that by periodically flushing a frequently-written data-item, the next time the block can be made to load into a cold block in the set. Through this, the future writes to that data-item can be redirected from a hot block to a cold block, which leads to improvement in the cache lifetime. Microarchitectural simulations have shown that LastingNVCache provides 6.36X, 9.79X, and 10.94X improvement in lifetime for single, dual and quad-core systems. Also, its implementation overhead is small and it outperforms a recently proposed technique for improving lifetime of NVM caches.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2014},
month = {1}
}

Conference:
Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share: