skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Growth Fabrication and Characterization of High-Speed 1550-nm S-SEEDs for All-Optical Logic.

Abstract

Abstract not provided.

Authors:
; ; ; ; ; ; ;
Publication Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org.:
USDOE National Nuclear Security Administration (NNSA)
OSTI Identifier:
1142856
Report Number(s):
SAND2008-4935C
516740
DOE Contract Number:
AC04-94AL85000
Resource Type:
Conference
Resource Relation:
Journal Volume: 16; Conference: Proposed for presentation at the ECS2008 (Electrochemical Society Annual Meeting) held October 12-17, 2008 in Honolulu, HI.
Country of Publication:
United States
Language:
English

Citation Formats

Keeler, Gordon Arthur, Serkland, Darwin K, Overberg, Mark E., Klem, John Frederick, Geib, Kent M., Clevenger, Jascinda, Hsu, Alan Y., and Hadley, G. Ronald. Growth Fabrication and Characterization of High-Speed 1550-nm S-SEEDs for All-Optical Logic.. United States: N. p., 2008. Web. doi:10.1149/1.2983153.
Keeler, Gordon Arthur, Serkland, Darwin K, Overberg, Mark E., Klem, John Frederick, Geib, Kent M., Clevenger, Jascinda, Hsu, Alan Y., & Hadley, G. Ronald. Growth Fabrication and Characterization of High-Speed 1550-nm S-SEEDs for All-Optical Logic.. United States. doi:10.1149/1.2983153.
Keeler, Gordon Arthur, Serkland, Darwin K, Overberg, Mark E., Klem, John Frederick, Geib, Kent M., Clevenger, Jascinda, Hsu, Alan Y., and Hadley, G. Ronald. Tue . "Growth Fabrication and Characterization of High-Speed 1550-nm S-SEEDs for All-Optical Logic.". United States. doi:10.1149/1.2983153. https://www.osti.gov/servlets/purl/1142856.
@article{osti_1142856,
title = {Growth Fabrication and Characterization of High-Speed 1550-nm S-SEEDs for All-Optical Logic.},
author = {Keeler, Gordon Arthur and Serkland, Darwin K and Overberg, Mark E. and Klem, John Frederick and Geib, Kent M. and Clevenger, Jascinda and Hsu, Alan Y. and Hadley, G. Ronald},
abstractNote = {Abstract not provided.},
doi = {10.1149/1.2983153},
journal = {},
number = ,
volume = 16,
place = {United States},
year = {Tue Jul 01 00:00:00 EDT 2008},
month = {Tue Jul 01 00:00:00 EDT 2008}
}

Conference:
Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share:
  • Abstract not provided.
  • Abstract not provided.
  • We measured the optical nonlinearity of fullerene thin films (C{sub 60},C{sub 70}) from 710--850 nm and determined the figure of merit for all-optical switching. We also demonstrated, to our knowledge, the first fullerene-based all-optical switch.
  • Uniaxial strain impact experiments have been performed to obtain shock compression and release response of a 0.22 g/cm{sup 3} polyurethane foam in a configuration where the foam impacts a thin target witness plate. Wave profiles from a suite of ten experiments have been obtained, where shock amplitudes range from 40 to 500 MPa. A traditional P-{alpha} porous material model generally captures the material response. A fully three-dimensional explicit representation of the heterogeneous foam structure modeled with numerical simulations recovers some of the high frequency aspects of the particle velocity records.
  • All refractory Josephson loop logic circuits for a 1Kbit SFQ memory have been developed. The circuit fabircation technology, using NbN/Nb double layered junction formation and reactive ion etching(RIE) with a 2.5 ..mu..m minimum feature size and 1.5 ..mu..m overlay registration, has been utilized. A highly selective and anisotropic RIE process has been performed, in which a CCI/sub 2/F/sub 2/ + Ne gas mixture has been used as etching gases. The experimental circuit consists of address decoders and line drivers, which are based on the principle of current steering in superconducting loops. The decoder and driver were successfully operated with themore » gate current margin of + or - 18% and + or - 14%, respectively. The decoder internal delay time was measured to be about 1.5 ns. It is revealed that these circuits have a satisfactory preformance to be used in the 1Kbit SFQ memory.« less