skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: A Lightweight VHDL Implementation of a Xilinx V5-QV Self-Scrubber.


Abstract not provided.

Publication Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States); Sandia National Laboratories, Los Angeles, CA
Sponsoring Org.:
USDOE National Nuclear Security Administration (NNSA)
OSTI Identifier:
Report Number(s):
DOE Contract Number:
Resource Type:
Resource Relation:
Conference: Proposed for presentation at the 2013 SEE Symposium and MAPLD Conference held April 8-12, 2013 in San Diego, CA.
Country of Publication:
United States

Citation Formats

Wojahn, Christopher K., and Lee, David S. A Lightweight VHDL Implementation of a Xilinx V5-QV Self-Scrubber.. United States: N. p., 2013. Web.
Wojahn, Christopher K., & Lee, David S. A Lightweight VHDL Implementation of a Xilinx V5-QV Self-Scrubber.. United States.
Wojahn, Christopher K., and Lee, David S. Mon . "A Lightweight VHDL Implementation of a Xilinx V5-QV Self-Scrubber.". United States. doi:.
title = {A Lightweight VHDL Implementation of a Xilinx V5-QV Self-Scrubber.},
author = {Wojahn, Christopher K. and Lee, David S.},
abstractNote = {Abstract not provided.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Mon Apr 01 00:00:00 EDT 2013},
month = {Mon Apr 01 00:00:00 EDT 2013}

Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share:
  • Abstract not provided.
  • Abstract not provided.
  • A novel air cleaning concept is being developed for potential use in venting reactor containment buildings. The two-stage system employs a pre-scrubber (a submerged gravel scrubber) and a fibrous scrubber to obtain high removal efficiencies for particulate contaminants. The submerged gravel scrubber is unique in that water flow is induced by the gas flow, eliminating the need for an active liquid pump. In addition, design gas velocities through the gravel bed are 10 to 20 times higher than for a conventional sand bed filter. A series of development tests have been performed on an engineering scale model with a gravelmore » bed area of 0.07 m/sup 2/. Hydraulic tests indicate that the scrubber can be designed to operate at a superficial gas velocity of 0.50 m/s. Aerosol tests were performed with a variety of sodium fire aerosols. The aerosol mass removal efficiency for the pre-scrubber was 99.8% and the efficiency for the system exceeded 99.99%. The test results show that the aerosol removal efficiency is not a strong function of the gas velocity. Scale-up tests were made to evaluate gas distribution on a larger bed. The results demonstrated that the self-cleaning gravel bed can be scaled-up to the sizes required for full-scale containment applications.« less
  • VHDL models are executed sequentially in current commercial simulators. As chip designs grow larger and more complex, simulations must run faster. One approach to increasing simulation speed is through parallel processors. This research transforms the behavioral and structural models created by Intermetrics' sequential VHDL simulator into models for parallel execution. The models are simulated on an Intel iPSC/2 hypercube with synchronization of the nodes being achieved by utilizing the Chandy Misra paradigm for discrete-event simulations. Three eight-bit adders, the ripple carry, the carry save, and the carry-lookahead, are each run through the parallel simulator. Simulation time is cut in atmore » least half for all three test cases over the sequential Intermetrics model. Results with regard to speedup are given to show effects of different mappings, varying workloads per node, and overhead due to output messages.« less
  • The Reconfigurable Computing program at Los Alamos National Laboratory (LANL) required synthesizable VHDL Fast Fourier Transform (FFT) designs that could be quickly implemented into FPGA-based high speed Digital Signal Processing architectures. Several different FFTs were needed for the different systems. As a result, the MATLAB-Based VHDL Development Environment was developed so that with a small amount of work and forethought, arbitrarily sized FFTs with different bit-width parameters could be produced quickly from one VHDL generating algorithm. The result is highly readable VHDL that can be modified quickly via the generating function to adapt to new algorithmic requirements. Several additional capabilitiesmore » are integrated into the development environment. These capabilities include a bit-true parameterized mathematical model, fixed-point design validation, test vector generation, VHDL design verification, and chip resource use estimation. LANL needed the flexibility to build a wide variety of FFTs with a quick turn around time. It was important to have an effective way of trading off size, speed and precision. The FFTs also needed to be efficiently implemented into our existing FPGA-based architecture. Reconfigurable computing systems at LANL have been designed to accept two or four inputs on each clock. This allows the data processing rate to be reduced to a more manageable speed. This approach, however, limits us from using existing FFT cores. A MATLAB-Based VHDL Development Environment (MBVDE) was created in response to our FFT needs. MBVDE provides more flexibility than is available with VHDL. The technique allows new designs to be implemented and verified quickly. In addition, analysis tools are incorporated to evaluate trade-offs. MBVDE incorporates the performance of VHDL, the fast design time of core generation, and the benefit of not having to know VHDL available with C-tools into one environment. The MBVDE approach is not a comprehensive solution, but is a powerful method for algorithms that involve the cascading of fundamental building blocks.« less