skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Architectural Techniques For Managing Non-volatile Caches

Abstract

As chip power dissipation becomes a critical challenge in scaling processor performance, computer architects are forced to fundamentally rethink the design of modern processors and hence, the chip-design industry is now at a major inflection point in its hardware roadmap. The high leakage power and low density of SRAM poses serious obstacles in its use for designing large on-chip caches and for this reason, researchers are exploring non-volatile memory (NVM) devices, such as spin torque transfer RAM, phase change RAM and resistive RAM. However, since NVMs are not strictly superior to SRAM, effective architectural techniques are required for making them a universal memory solution. This book discusses techniques for designing processor caches using NVM devices. It presents algorithms and architectures for improving their energy efficiency, performance and lifetime. It also provides both qualitative and quantitative evaluation to help the reader gain insights and motivate them to explore further. This book will be highly useful for beginners as well as veterans in computer architecture, chip designers, product managers and technical marketing professionals.

Authors:
 [1]
  1. ORNL
Publication Date:
Research Org.:
Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)
Sponsoring Org.:
USDOE Office of Science (SC)
OSTI Identifier:
1096978
DOE Contract Number:  
DE-AC05-00OR22725
Resource Type:
Book
Country of Publication:
United States
Language:
English
Subject:
energy efficiency; Computer Architecture; Non-volatile Memory; Green Computing; Dynamic profiling; Cache energy saving; Cache architecture; cache coloring; Phase change memory (PCM); Spin transfer torque RAM (STT-RAM); Write endurance

Citation Formats

Mittal, Sparsh. Architectural Techniques For Managing Non-volatile Caches. United States: N. p., 2013. Web.
Mittal, Sparsh. Architectural Techniques For Managing Non-volatile Caches. United States.
Mittal, Sparsh. Tue . "Architectural Techniques For Managing Non-volatile Caches". United States.
@article{osti_1096978,
title = {Architectural Techniques For Managing Non-volatile Caches},
author = {Mittal, Sparsh},
abstractNote = {As chip power dissipation becomes a critical challenge in scaling processor performance, computer architects are forced to fundamentally rethink the design of modern processors and hence, the chip-design industry is now at a major inflection point in its hardware roadmap. The high leakage power and low density of SRAM poses serious obstacles in its use for designing large on-chip caches and for this reason, researchers are exploring non-volatile memory (NVM) devices, such as spin torque transfer RAM, phase change RAM and resistive RAM. However, since NVMs are not strictly superior to SRAM, effective architectural techniques are required for making them a universal memory solution. This book discusses techniques for designing processor caches using NVM devices. It presents algorithms and architectures for improving their energy efficiency, performance and lifetime. It also provides both qualitative and quantitative evaluation to help the reader gain insights and motivate them to explore further. This book will be highly useful for beginners as well as veterans in computer architecture, chip designers, product managers and technical marketing professionals.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2013},
month = {1}
}

Book:
Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this book.

Save / Share: