Growth of coincident site lattice matched semiconductor layers and devices on crystalline substrates
Patent
·
OSTI ID:1092976
Methods of fabricating a semiconductor layer or device and said devices are disclosed. The methods include but are not limited to providing a substrate having a crystalline surface with a known lattice parameter (a). The method further includes growing a crystalline semiconductor layer on the crystalline substrate surface by coincident site lattice matched epitaxy, without any buffer layer between the crystalline semiconductor layer and the crystalline surface of the substrate. The crystalline semiconductor layer will be prepared to have a lattice parameter (a') that is related to the substrate lattice parameter (a). The lattice parameter (a') maybe related to the lattice parameter (a) by a scaling factor derived from a geometric relationship between the respective crystal lattices.
- Research Organization:
- NREL (National Renewable Energy Laboratory (NREL), Golden, CO (United States))
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC36-08GO28308
- Assignee:
- Alliance for Sustainable Energy, LLC (Golden, CO)
- Patent Number(s):
- 8,507,365
- Application Number:
- 12/643,127
- OSTI ID:
- 1092976
- Country of Publication:
- United States
- Language:
- English
Similar Records
Lattice matched semiconductor growth on crystalline metallic substrates
Lattice matched crystalline substrates for cubic nitride semiconductor growth
Coincident site lattice-matched growth of semiconductors on substrates using compliant buffer layers
Patent
·
2013
·
OSTI ID:1107805
Lattice matched crystalline substrates for cubic nitride semiconductor growth
Patent
·
2015
·
OSTI ID:1171096
Coincident site lattice-matched growth of semiconductors on substrates using compliant buffer layers
Patent
·
2016
·
OSTI ID:1303254