skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: A pipelined superconducting digital processor. Revision 1

Abstract

Short communication

Authors:
; ;  [1]; ;  [2];  [3]
+ Show Author Affiliations
  1. TRW Space and Electronics Group, Redondo Beach, CA (United States)
  2. Lawrence Livermore National Lab., CA (United States)
  3. Conductus, Inc., Sunnyvale, CA (United States)
Publication Date:
Research Org.:
Lawrence Livermore National Lab., CA (United States)
Sponsoring Org.:
USDOE, Washington, DC (United States); Department of Commerce, Washington, DC (United States)
OSTI Identifier:
10187053
Report Number(s):
UCRL-JC-114594; CONF-930863-2
ON: DE93040852
DOE Contract Number:
W-7405-ENG-48
Resource Type:
Technical Report
Resource Relation:
Conference: International superconductive electronic conference,Boulder, CO (United States),11-14 Aug 1993; Other Information: PBD: Jul 1993
Country of Publication:
United States
Language:
English
Subject:
75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND SUPERFLUIDITY; 99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; DIGITAL COMPUTERS; DESIGN; SUPERCONDUCTING DEVICES; SIGNAL CONDITIONERS; JOSEPHSON JUNCTIONS; 665412; 990200; MATHEMATICS AND COMPUTERS

Citation Formats

Spargo, J., Lewis, M., Silver, A., Azevedo, S., Kaschmitter, J., and Whiteley, S.. A pipelined superconducting digital processor. Revision 1. United States: N. p., 1993. Web. doi:10.2172/10187053.
Copy to clipboard
Spargo, J., Lewis, M., Silver, A., Azevedo, S., Kaschmitter, J., & Whiteley, S.. A pipelined superconducting digital processor. Revision 1. United States. doi:10.2172/10187053.
Copy to clipboard
Spargo, J., Lewis, M., Silver, A., Azevedo, S., Kaschmitter, J., and Whiteley, S.. Thu . "A pipelined superconducting digital processor. Revision 1". United States. doi:10.2172/10187053. https://www.osti.gov/servlets/purl/10187053.
Copy to clipboard
@article{osti_10187053,
title = {A pipelined superconducting digital processor. Revision 1},
author = {Spargo, J. and Lewis, M. and Silver, A. and Azevedo, S. and Kaschmitter, J. and Whiteley, S.},
abstractNote = {Short communication},
doi = {10.2172/10187053},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Thu Jul 01 00:00:00 EDT 1993},
month = {Thu Jul 01 00:00:00 EDT 1993}
}
Copy to clipboard
Technical Report:
View Technical Report (0.63 MB)
DOI:  10.2172/10187053
Save / Share:
Export Metadata
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.

  • ;
    The types of detectors and the physics involved in present experiments are reaching a level of cost and complexity so great that it is preferable to implement a programmable trigger solution at al levels rather than a system realized with cabled logic. Experience demonstrates that the fine tuning on the trigger is often only achieved after running an experiment and analyzing the first data acquired. Recent advances in technology made real-time programmable algorithms down to the Level 1 trigger feasible. In this report a number of algorithms for the first level trigger have been simulated using one of the mostmore » advanced chips available. A fully-pipelined and programmable Level 1 trigger system sustaining a clock rate of 16 ns has been designed based on a modified version of the Data Wave chip.« less

  • ; ; ; ...
    This document describes evaluation studies and technical investigations proposed for the three-year Digital Imaging Network System (DINS) prototype project, sponsored by the U.S. Army Medical Research and Development Command, Ft. Detrick, Maryland. The project has three overall goals. The first is to install and operate a prototype DINS at each of two University-based hospitals for test purposes. The second is to evaluate key aspects of each prototype system once it is in full operation. The third is to develop guidelines and specifications for an operational DINS suitable for use by the military and others developing systems of the future. Thismore » document defines twelve overall evaluative questions for use in meeting the second and third objectives of the project and proposes studies that will answer these questions.« less

  • ;
    This report provides a user's manual for the post-processor, TAURUS. TAURUS reads the binary plot files generated by the two and three dimensional finite element codes currently used at LLNL and plots contours, time histories, and deformed shapes. Contours of a large number of quantities may be plotted on meshes consisting of plate, shell, and solid type elements. TAURUS can compute a variety of strain measures, reaction forces along constrained boundaries, and momentum. TAURUS is operational on the CRAY-1, 7600, and VAX computers.

  • ;
    The CombinePlt and CombineThs post-processing utilities are designed to merge the data in multiple, processor-local plot and time-history data bases produced by the parallel versions of the analysis codes DYNA3D, NIKE3D or PING into a serial database which is compatible with the existing versions of the GRIZ and THUG visualization tools. These utilities make use of the partition assignment file produced by the PartMesh suite for pre-processing utilities to map the data from the processor-local order to global order. These utilities are also capable of translating 64-bit IEEE data bases into 32-bit IEEE data bases which are required for post-processingmore » with GRIZ or THUG on an SGI workstation.« less

  • ; ;
    The design of a state-of-the-art, high-performance data processor is presented. A general description of the S-1 multiprocessor architecture and an overview of the organization of a specific S-1 multiprocessor configuration are given first. Then processor architecture is described in detail, including caches, virtual memory, memory access modes, status, I/O, and instruction set definition. The S-1 design system (SCALD) used to design and implement both single- and multiprocessor configuration is then discussed. Finally, the detailed design and hardware implementation of the first prototype S-1 processor are presented. 388 figures. (RWR)