Method and apparatus for single-stepping coherence events in a multiprocessor system under software control

Blumrich, Matthias A; Salapura, Valentina

Method and apparatus for single-stepping coherence events in a multiprocessor system under software control

Patent · 02 November 2010

OSTI ID:1017452

Blumrich, Matthias A ^[1]; Salapura, Valentina ^[2]

Ridgefield, CT
Chappaqua, NY

An apparatus and method are disclosed for single-stepping coherence events in a multiprocessor system under software control in order to monitor the behavior of a memory coherence mechanism. Single-stepping coherence events in a multiprocessor system is made possible by adding one or more step registers. By accessing these step registers, one or more coherence requests are processed by the multiprocessor system. The step registers determine if the snoop unit will operate by proceeding in a normal execution mode, or operate in a single-step mode.

Research Organization:: International Business Machines Corporation (Armonk, NY)

Sponsoring Organization:: USDOE

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Number(s):: 7,827,391

Application Number:: 11/768,857

OSTI ID:: 1017452

Country of Publication:: United States

Language:: English

References (8)

Overview of the Blue Gene/L system architecture Gara, A.; Blumrich, M. A.; Chen, D. IBM Journal of Research and Development, Vol. 49, Issue 2.3 https://doi.org/10.1147/rd.492.0195	journal	March 2005
Performance evaluation of adaptive MPI Huang, Chao; Zheng, Gengbin; Kalé, Laxmikant Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06 https://doi.org/10.1145/1122971.1122976	conference	January 2006
Synchronization, coherence, and event ordering in multiprocessors Dubois, M.; Scheurich, C.; Briggs, F. A. Computer, Vol. 21, Issue 2 https://doi.org/10.1109/2.15	journal	February 1988
Blue Gene/L advanced diagnostics environment Giampapa, M. E.; Bellofatto, R.; Blumrich, M. A. IBM Journal of Research and Development, Vol. 49, Issue 2.3 https://doi.org/10.1147/rd.492.0319	journal	March 2005
Optimization of MPI collective communication on BlueGene/L systems Almási, George; Heidelberger, Philip; Archer, Charles J. Proceedings of the 19th annual international conference on Supercomputing - ICS '05 https://doi.org/10.1145/1088149.1088183	conference	January 2005
Intel 870: a building block for cost-effective, scalable servers Briggs, F.; Cekleov, M.; Creta, K. IEEE Micro, Vol. 22, Issue 2 https://doi.org/10.1109/MM.2002.997878	journal	March 2002
Directory-based cache coherence in large-scale multiprocessors Chaiken, D.; Fields, C.; Kurihara, K. Computer, Vol. 23, Issue 6 https://doi.org/10.1109/2.55500	journal	June 1990
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures Pande, P. P.; Grecu, C.; Jones, M. IEEE Transactions on Computers, Vol. 54, Issue 8 https://doi.org/10.1109/TC.2005.134	journal	August 2005

Similar Records

Insertion of coherence requests for debugging a multiprocessor

Patent · 2010 · OSTI ID:1015192

Programmable partitioning for high-performance coherence domains in a multiprocessor system

Patent · 2011 · OSTI ID:1012661

The Wisconsin Multicube: A new large-scale cache-coherent multiprocessor

Book · 1987 · OSTI ID:6933059

Method and apparatus for single-stepping coherence events in a multiprocessor system under software control

Citation Formats

References (8)

Similar Records

Related Subjects