skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Programmable partitioning for high-performance coherence domains in a multiprocessor system

Abstract

A multiprocessor computing system and a method of logically partitioning a multiprocessor computing system are disclosed. The multiprocessor computing system comprises a multitude of processing units, and a multitude of snoop units. Each of the processing units includes a local cache, and the snoop units are provided for supporting cache coherency in the multiprocessor system. Each of the snoop units is connected to a respective one of the processing units and to all of the other snoop units. The multiprocessor computing system further includes a partitioning system for using the snoop units to partition the multitude of processing units into a plurality of independent, memory-consistent, adjustable-size processing groups. Preferably, when the processor units are partitioned into these processing groups, the partitioning system also configures the snoop units to maintain cache coherency within each of said groups.

Inventors:
 [1];  [2]
  1. Ridgefield, CT
  2. Chappaqua, NY
Publication Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1012661
Patent Number(s):
7,877,551
Application Number:
11/768,532
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 2007 Jun 26
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Blumrich, Matthias A, and Salapura, Valentina. Programmable partitioning for high-performance coherence domains in a multiprocessor system. United States: N. p., 2011. Web.
Blumrich, Matthias A, & Salapura, Valentina. Programmable partitioning for high-performance coherence domains in a multiprocessor system. United States.
Blumrich, Matthias A, and Salapura, Valentina. Tue . "Programmable partitioning for high-performance coherence domains in a multiprocessor system". United States. https://www.osti.gov/servlets/purl/1012661.
@article{osti_1012661,
title = {Programmable partitioning for high-performance coherence domains in a multiprocessor system},
author = {Blumrich, Matthias A and Salapura, Valentina},
abstractNote = {A multiprocessor computing system and a method of logically partitioning a multiprocessor computing system are disclosed. The multiprocessor computing system comprises a multitude of processing units, and a multitude of snoop units. Each of the processing units includes a local cache, and the snoop units are provided for supporting cache coherency in the multiprocessor system. Each of the snoop units is connected to a respective one of the processing units and to all of the other snoop units. The multiprocessor computing system further includes a partitioning system for using the snoop units to partition the multitude of processing units into a plurality of independent, memory-consistent, adjustable-size processing groups. Preferably, when the processor units are partitioned into these processing groups, the partitioning system also configures the snoop units to maintain cache coherency within each of said groups.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2011},
month = {1}
}

Patent:

Save / Share:

Works referenced in this record:

Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures
journal, August 2005

  • Pande, P. P.; Grecu, C.; Jones, M.
  • IEEE Transactions on Computers, Vol. 54, Issue 8
  • DOI: 10.1109/TC.2005.134

Performance evaluation of adaptive MPI
conference, January 2006

  • Huang, Chao; Zheng, Gengbin; Kalé, Laxmikant
  • Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06
  • DOI: 10.1145/1122971.1122976

Directory-based cache coherence in large-scale multiprocessors
journal, June 1990

  • Chaiken, D.; Fields, C.; Kurihara, K.
  • Computer, Vol. 23, Issue 6
  • DOI: 10.1109/2.55500

Synchronization, coherence, and event ordering in multiprocessors
journal, February 1988

  • Dubois, M.; Scheurich, C.; Briggs, F. A.
  • Computer, Vol. 21, Issue 2
  • DOI: 10.1109/2.15

Overview of the Blue Gene/L system architecture
journal, March 2005

  • Gara, A.; Blumrich, M. A.; Chen, D.
  • IBM Journal of Research and Development, Vol. 49, Issue 2.3
  • DOI: 10.1147/rd.492.0195

Intel 870: a building block for cost-effective, scalable servers
journal, March 2002


Optimization of MPI collective communication on BlueGene/L systems
conference, January 2005

  • Almási, George; Heidelberger, Philip; Archer, Charles J.
  • Proceedings of the 19th annual international conference on Supercomputing - ICS '05
  • DOI: 10.1145/1088149.1088183

Blue Gene/L advanced diagnostics environment
journal, March 2005

  • Giampapa, M. E.; Bellofatto, R.; Blumrich, M. A.
  • IBM Journal of Research and Development, Vol. 49, Issue 2.3
  • DOI: 10.1147/rd.492.0319