Delay locked loop integrated circuit.
This report gives a description of the development of a Delay Locked Loop (DLL) integrated circuit (IC). The DLL was developed and tested as a stand-alone IC test chip to be integrated into a larger application specific integrated circuit (ASIC), the Quadrature Digital Waveform Synthesizer (QDWS). The purpose of the DLL is to provide a digitally programmable delay to enable synchronization between an internal system clock and external peripherals with unknown clock skew. The DLL was designed and fabricated in the IBM 8RF process, a 0.13 {micro}m CMOS process. It was designed to operate with a 300MHz clock and has been tested up to 500MHz.
- Research Organization:
- Sandia National Laboratories (SNL), Albuquerque, NM, and Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-94AL85000
- OSTI ID:
- 921727
- Report Number(s):
- SAND2007-6549; TRN: US200806%%15
- Country of Publication:
- United States
- Language:
- English
Similar Records
A 15GSa/s, 1.5GHz bandwidth waveform digitizing ASIC
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Programmable Differential Delay Circuit With Fine Delay Adjustment
Journal Article
·
Wed Sep 25 00:00:00 EDT 2013
· Nuclear Instruments and Methods in Physics Research. Section A, Accelerators, Spectrometers, Detectors and Associated Equipment
·
OSTI ID:921727
+3 more
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Conference
·
Fri Dec 01 00:00:00 EST 1995
·
OSTI ID:921727
Programmable Differential Delay Circuit With Fine Delay Adjustment
Patent
·
Tue Jul 09 00:00:00 EDT 2002
·
OSTI ID:921727