Application performation evaluation of the HTMT architecture.
In this report we summarize findings from a study of the predicted performance of a suite of application codes taken from the research environment and analyzed against a modeling framework for the HTMT architecture. We find that the inward bandwidth of the data vortex may be a limiting factor for some applications. We also find that available memory in the cryogenic layer is a constraining factor in the partitioning of applications into parcels. The architecture in several examples may be inadequately exploited; in particular, applications typically did not capitalize well on the available computational power or data organizational capability in the PIM layers. The application suite provided significant examples of wide excursions from the accepted (if simplified) program execution model--in particular, by required complex in-SPELL synchronization between parcels. The availability of the HTMT-C emulation environment did not contribute significantly to the ability to analyze applications, because of the large gap between the available hardware descriptions and parameters in the modeling framework and the types of data that could be collected via HTMT-C emulation runs. Detailed analysis of application performance, and indeed further credible development of the HTMT-inspired program execution model and system architecture, requires development of much better tools. Chief among them are cycle-accurate simulation tools for computational, network, and memory components. Additionally, there is a critical need for a whole system simulation tool to allow detailed programming exercises and performance tests to be developed. We address three issues in this report: (1) The landscape for applications of petaflops computing; (2) The performance of applications on the HTMT architecture; and (3) The effectiveness of HTMT-C as a tool for studying and developing the HTMT architecture. We set the scene with observations about the course of application development as petaflops computing becomes possible to contemplate. We then address the topic of application performance analysis on this architecture, including our analysis framework and the concepts leading up to its adoption, summary analyses of four computationally distinct test applications, and directions in performance analysis for complex hybrid architectures such as the HTMT. We briefly discuss the strengths and weaknesses of HTMT-C, and we then conclude with comments on future performance analyses.
- Research Organization:
- Argonne National Lab., IL (US)
- Sponsoring Organization:
- US Department of Energy (US)
- DOE Contract Number:
- W-31-109-ENG-38
- OSTI ID:
- 822571
- Report Number(s):
- ANL/MCS-TM-258; TRN: US200413%%294
- Resource Relation:
- Other Information: PBD: 23 Feb 2004
- Country of Publication:
- United States
- Language:
- English
Similar Records
AnalyzeThat: A Programmable Shared-Memory System for an Array of Processing-In-Memory Devices
A programmable shared-memory system for an array of processing-in-memory devices