skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Mechanism of supporting sub-communicator collectives with o(64) counters as opposed to one counter for each sub-communicator

Patent ·
OSTI ID:1236466

A system and method for enhancing barrier collective synchronization on a computer system comprises a computer system including a data storage device. The computer system includes a program stored in the data storage device and steps of the program being executed by a processor. The system includes providing a plurality of communicators for storing state information for a barrier algorithm. Each communicator designates a master core in a multi-processor environment of the computer system. The system allocates or designates one counter for each of a plurality of threads. The system configures a table with a number of entries equal to the maximum number of threads. The system sets a table entry with an ID associated with a communicator when a process thread initiates a collective. The system determines an allocated or designated counter by searching entries in the table.

Research Organization:
GLOBALFOUNDRIES INC., Grand Cayman, KY (Cayman Islands)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
GLOBALFOUNDRIES INC.
Patent Number(s):
9,244,734
Application Number:
14/015,098
OSTI ID:
1236466
Resource Relation:
Patent File Date: 2013 Aug 30
Country of Publication:
United States
Language:
English

References (10)

SMARTMAP: Operating system support for efficient data sharing among processes on a multi-core processor conference November 2008
Synchronization of a client and a server in a prefetching resource allocation system patent October 1999
Multithreaded processor efficiency by pre-fetching instructions for a scheduled thread patent November 2005
Program thread syncronization for instruction cachelines patent June 2009
Measuring processor use in a hardware multithreading processor environment patent June 2009
Program thread syncronization patent July 2011
Thread-type-based load balancing in a multithreaded processor patent December 2011
Thread-type-based resource allocation in a multithreaded processor patent January 2012
Enhanced control of CPU parking and thread rescheduling for maximizing the benefits of low-power state patent February 2012
Method and system for modeling and analyzing computing resource requirements of software applications in a shared and distributed computing environment patent November 2013