skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses

Abstract

In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.

Inventors:
Publication Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1156947
Patent Number(s):
8,832,403
Application Number:
12/796,411
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Ohmacht, Martin. Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses. United States: N. p., 2014. Web.
Ohmacht, Martin. Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses. United States.
Ohmacht, Martin. 2014. "Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses". United States. https://www.osti.gov/servlets/purl/1156947.
@article{osti_1156947,
title = {Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses},
author = {Ohmacht, Martin},
abstractNote = {In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.},
doi = {},
url = {https://www.osti.gov/biblio/1156947}, journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Sep 09 00:00:00 EDT 2014},
month = {Tue Sep 09 00:00:00 EDT 2014}
}

Works referenced in this record:

GVT-NET--A Global Virtual Time Calculation Apparatus for Multi-Stage Networks
patent, October 1993


Digital filter processing device
patent, July 1999


Generation isolation system and method for garbage collection
patent, August 2000


Synchronization using bus arbitration control for system analysis
patent, September 2003


Mechanism for folding storage barrier operations in a multiprocessor system
patent, April 2004


Distributed shared memory system with variable granularity
patent-application, January 2002


Full multiprocessor speculation mechanism in a symmetric multiprocessor (smp) System
patent-application, July 2002


Memory barriers primitives in an asymmetric heterogeneous multiprocessor environment
patent-application, February 2006


Increasing data locality of recently accessed resources
patent-application, March 2006


Memory consistency protection in a multiprocessor computing system
patent-application, June 2008


Distributed Loop Controller Architecture for Multi-threading in Uni-threaded Processors
patent-application, November 2008


Synchronisation
patent-application, January 2009


System and Method for Improving Run-Time Performance of Applications with Multithreaded and Single Threaded Routines
patent-application, February 2010


Translation-lookaside buffer consistency
journal, June 1990


Storage in the power PC
journal, April 1995