skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests

Abstract

A multiprocessor system includes nodes. Each node includes a data path that includes a core, a TLB, and a first level cache implementing disambiguation. The system also includes at least one second level cache and a main memory. For thread memory access requests, the core uses an address associated with an instruction format of the core. The first level cache uses an address format related to the size of the main memory plus an offset corresponding to hardware thread meta data. The second level cache uses a physical main memory address plus software thread meta data to store the memory access request. The second level cache accesses the main memory using the physical address with neither the offset nor the thread meta data after resolving speculation. In short, this system includes mapping of a virtual address to a different physical addresses for value disambiguation for different threads.

Inventors:
;
Publication Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1156946
Patent Number(s):
8,832,415
Application Number:
12/984,329
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Gala, Alan, and Ohmacht, Martin. Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests. United States: N. p., 2014. Web.
Gala, Alan, & Ohmacht, Martin. Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests. United States.
Gala, Alan, and Ohmacht, Martin. 2014. "Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests". United States. https://www.osti.gov/servlets/purl/1156946.
@article{osti_1156946,
title = {Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests},
author = {Gala, Alan and Ohmacht, Martin},
abstractNote = {A multiprocessor system includes nodes. Each node includes a data path that includes a core, a TLB, and a first level cache implementing disambiguation. The system also includes at least one second level cache and a main memory. For thread memory access requests, the core uses an address associated with an instruction format of the core. The first level cache uses an address format related to the size of the main memory plus an offset corresponding to hardware thread meta data. The second level cache uses a physical main memory address plus software thread meta data to store the memory access request. The second level cache accesses the main memory using the physical address with neither the offset nor the thread meta data after resolving speculation. In short, this system includes mapping of a virtual address to a different physical addresses for value disambiguation for different threads.},
doi = {},
url = {https://www.osti.gov/biblio/1156946}, journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Sep 02 00:00:00 EDT 2014},
month = {Tue Sep 02 00:00:00 EDT 2014}
}

Works referenced in this record:

Eviction override for larx-reserved addresses
patent, April 2001


Detecting full conditions in a queue
patent, October 2002


Context switching and synchronization
patent, June 2012


Multi-thread packet processor
patent-application, June 2002


Cache way prediction based on instruction base register
patent-application, September 2002


Fast and accurate cache way selection
patent-application, January 2003


Stall technique to facilitate atomicity in processor execution of helper set
patent-application, September 2004


Synchronization of parallel processes
patent-application, September 2005


Processor with cache way prediction and method thereof
patent-application, May 2006


Transaction based shared data operations in a multiprocessor environment
patent-application, July 2006


Implementation of load linked and store conditional operations
patent-application, July 2006


Apparatus and method for sparse line write transactions
patent-application, February 2007


Thread-Shared Software Code Caches
patent-application, March 2007


Separate data/coherency caches in a shared memory multiprocessor system
patent-application, July 2007


Architectural support for thread level speculative execution
patent-application, August 2007


Snoop Filter Directory Mechanism in Coherency Shared Memory System
patent-application, December 2007


Prefetch Miss Indicator for Cache Coherence Directory Misses on External Caches
patent-application, August 2008


Method and Apparatus for Context Switching and Synchronization
patent-application, October 2008


Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored Directory
patent-application, December 2008


Enabling Speculative State Information in a Cache Coherency Protocol
patent-application, March 2009


Efficient Deterministic Multiprocessing
patent-application, September 2009


Early header CRC in data response packets with variable gap count
patent-application, October 2009


Method, System and Apparatus for Reducing Memory Traffic in a Distributed Memory System
patent-application, November 2009


Cache control device and control method
patent-application, July 2010


Using Time Stamps to Facilitate Load Reordering
patent-application, August 2010


Multi-Domain Management of a Cache in a Processor System
patent-application, September 2010


Store Aware Prefetching for a Datastream
patent-application, March 2011


Cache Spill Management Techniques
patent-application, June 2011


Pre-Fetching for a Sibling Cache
patent-application, September 2011