U.S. Department of EnergyOffice of Scientific and Technical Information
Hardware support for software controlled fast multiplexing of performance counters
Abstract
Performance counters may be operable to collect one or more counts of one or more selected activities, and registers may be operable to store a set of performance counter configurations. A state machine may be operable to automatically select a register from the registers for reconfiguring the one or more performance counters in response to receiving a first signal. The state machine may be further operable to reconfigure the one or more performance counters based on a configuration specified in the selected register. The state machine yet further may be operable to copy data in selected one or more of the performance counters to a memory location, or to copy data from the memory location to the counters, in response to receiving a second signal. The state machine may be operable to store or restore the counter values and state machine configuration in response to a context switch event.
- Inventors:
- Publication Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1107353
- Patent Number(s):
- 8,549,196
- Application Number:
- 13/566,528
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Salapura, Valentina, and Wisniewski, Robert W. Hardware support for software controlled fast multiplexing of performance counters. United States: N. p., 2013.
Web.
Salapura, Valentina, & Wisniewski, Robert W. Hardware support for software controlled fast multiplexing of performance counters. United States.
Salapura, Valentina, and Wisniewski, Robert W. 2013.
"Hardware support for software controlled fast multiplexing of performance counters". United States. https://www.osti.gov/servlets/purl/1107353.
@article{osti_1107353,
title = {Hardware support for software controlled fast multiplexing of performance counters},
author = {Salapura, Valentina and Wisniewski, Robert W},
abstractNote = {Performance counters may be operable to collect one or more counts of one or more selected activities, and registers may be operable to store a set of performance counter configurations. A state machine may be operable to automatically select a register from the registers for reconfiguring the one or more performance counters in response to receiving a first signal. The state machine may be further operable to reconfigure the one or more performance counters based on a configuration specified in the selected register. The state machine yet further may be operable to copy data in selected one or more of the performance counters to a memory location, or to copy data from the memory location to the counters, in response to receiving a second signal. The state machine may be operable to store or restore the counter values and state machine configuration in response to a context switch event.},
doi = {},
url = {https://www.osti.gov/biblio/1107353},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Oct 01 00:00:00 EDT 2013},
month = {Tue Oct 01 00:00:00 EDT 2013}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Method, apparatus and computer program product for efficient, large counts of per thread performance events
patent, August 2005
- Jones, Scott Thomas; Levine, Frank Eliot; Urquhart, Robert John
- US Patent Document 6,931,354
Extended duration high resolution timer contained in two integrated circuits and having alternating data sequences provided from different integrated circuits
patent, October 1995
- Culley, Paul R.
- US Patent Document 5,463,761
Afterburner (network-independent card for protocols)
journal, July 1993
- Dalton, C.; Watson, G.; Banks, D.
- IEEE Network, Vol. 7, Issue 4
A Portable Programming Interface for Performance Evaluation on Modern Processors
journal, August 2000
- Browne, S.; Dongarra, J.; Garner, N.
- The International Journal of High Performance Computing Applications, Vol. 14, Issue 3
Implementation-efficient multiple-counter value hardware performance counter
patent, September 2007
- Love, Carl E.; DeSota, Donald R.; Jeong, Jaeheon
- US Patent Document 7,272,754
Instruction-level characterization of scientific computing applications using hardware performance counters
conference, January 1999
- Yong Luo, ; Cameron, K. W.
- Workload Characterization: Methodology and Case Studies. Based on the First Workshop on Workload Characterization
Performance counters controlled by programmable logic
patent, August 2000
- Jouppi, Norman Paul; McCormack, Joel J.; Seiler, Larry
- US Patent Document 6,112,318