skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Debugging a high performance computing program

Patent ·
OSTI ID:1093270

Methods, apparatus, and computer program products are disclosed for debugging a high performance computing program by gathering lists of addresses of calling instructions for a plurality of threads of execution of the program, assigning the threads to groups in dependence upon the addresses, and displaying the groups to identify defective threads.

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B519700
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,516,444
Application Number:
11/360,346
OSTI ID:
1093270
Country of Publication:
United States
Language:
English

References (46)

Fault recovery on a parallel computer system with a torus network patent-application October 2008
Multi-directional fault detection system patent March 2009
Processing system with dual buses patent January 1981
Fault detection and redundancy management system patent January 1987
Application manager for monitoring and recovery of software based application processes patent April 2006
Discovery of nodes in an interconnection fabric patent April 2006
Executing a Scatter Operation on a Parallel Computer patent-application October 2008
Tree network including arrangement for establishing sub-tree having a logical root below the network's physical root patent September 2002
Deterministic error recovery protocol patent December 2006
Transferring data in a parallel processing environment patent December 2008
System for method for performing a context switch operation in a massively parallel computer system patent April 2000
Locating hardware faults in a data communications network of a parallel computer patent January 2010
Computer method for updating a network design patent October 1998
Global tree network for computing structures patent-application April 2004
Method of identifying low quality links in a telecommunications network patent November 2004
Network designing device and computer-readable medium patent March 2009
Distributed method and system for excluding components from a restoral route in a communications network patent August 1999
Cell boundary fault detection system patent May 2009
Binary tree parallel processor patent August 1989
Identifying faulty network components during a network exploration patent April 2007
Executing scatter operation to parallel computer nodes by repeatedly broadcasting content of send buffer partition corresponding to each node upon bitwise OR operation patent October 2009
Row fault detection system patent February 2010
Apparatus and methods for connecting modules using remote switching patent March 2001
Bisectional fault detection system patent August 2009
Mesh protection service in a communications network patent January 2005
Peer-to-peer fault detection patent April 2005
Communication network and protocol which can efficiently maintain transmission across a disrupted network patent June 2005
Method and apparatus for run-time memory access checking and memory leak detection of a multi-threaded program patent September 1999
Apparatus region-based detection of interference among reordered memory operations in a processor patent June 1999
Fault isolation through no-overhead link level CRC patent April 2007
Connection set-up extension for restoration path establishment in mesh networks patent November 2008
Executing an Allgather Operation on a Parallel Computer patent-application October 2007
Selective protection for ring topologies patent May 2005
Parallel computer system patent July 1994
Novel massively parallel supercomputer patent-application May 2004
Inter-working mesh telecommunications networks patent October 2007
Routing scheme using preferred paths in a multi-path interconnection fabric in a storage network patent February 2006
Method, system and program product for communicating among processes in a symmetric multi-processing cluster environment patent-application July 2007
Method and system of interconnecting processors of a parallel computer to facilitate torus partitioning patent-application June 2005
Optimizing layout of an application on a massively parallel supercomputer patent-application May 2006
Torus networking method and apparatus having a switch for performing an I/O operation with an external device and changing torus size patent March 1998
Directing a path verification request along a specific path to a mesh network switch to test operability of the specific path patent June 2008
Message routing in a torus interconnect patent July 2006
Parallel-Prefix Broadcast for a Parallel-Prefix Operation on a Parallel Computer patent-application October 2008
An Overview of the BlueGene/L Supercomputer conference January 2002
Integrated management of multiple networks with different topologies patent September 1999

Similar Records

Debugging a high performance computing program
Patent · Tue Aug 19 00:00:00 EDT 2014 · OSTI ID:1093270
Opcode counting for performance measurement
Patent · Tue Oct 18 00:00:00 EDT 2016 · OSTI ID:1093270
Opcode counting for performance measurement
Patent · Tue Aug 11 00:00:00 EDT 2015 · OSTI ID:1093270

Related Subjects

97 MATHEMATICS AND COMPUTING