skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Message passing with a limited number of DMA byte counters

Patent ·
OSTI ID:1029268
 [1];  [2];  [3];  [4];  [5];  [1]
  1. Rochester, MN
  2. Croton on Hudson, NY
  3. Irvington, NY
  4. Cortlandt Manor, NY
  5. White Plains, NY
+ Show Author Affiliations

A method for passing messages in a parallel computer system constructed as a plurality of compute nodes interconnected as a network where each compute node includes a DMA engine but includes only a limited number of byte counters for tracking a number of bytes that are sent or received by the DMA engine, where the byte counters may be used in shared counter or exclusive counter modes of operation. The method includes using rendezvous protocol, a source compute node deterministically sending a request to send (RTS) message with a single RTS descriptor using an exclusive injection counter to track both the RTS message and message data to be sent in association with the RTS message, to a destination compute node such that the RTS descriptor indicates to the destination compute node that the message data will be adaptively routed to the destination node. Using one DMA FIFO at the source compute node, the RTS descriptors are maintained for rendezvous messages destined for the destination compute node to ensure proper message data ordering thereat. Using a reception counter at a DMA engine, the destination compute node tracks reception of the RTS and associated message data and sends a clear to send (CTS) message to the source node in a rendezvous protocol form of a remote get to accept the RTS message and message data and processing the remote get (CTS) by the source compute node DMA engine to provide the message data to be sent.

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,032,892
Application Number:
11/768,813
OSTI ID:
1029268
Resource Relation:
Patent File Date: 2007 Jun 26
Country of Publication:
United States
Language:
English

References (8)

Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures journal August 2005
Performance evaluation of adaptive MPI
  • Huang, Chao; Zheng, Gengbin; Kalé, Laxmikant
  • Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06 https://doi.org/10.1145/1122971.1122976
conference January 2006
Directory-based cache coherence in large-scale multiprocessors journal June 1990
Synchronization, coherence, and event ordering in multiprocessors journal February 1988
Overview of the Blue Gene/L system architecture journal March 2005
Optimization of MPI collective communication on BlueGene/L systems conference January 2005
Intel 870: a building block for cost-effective, scalable servers journal March 2002
Blue Gene/L advanced diagnostics environment journal March 2005

Similar Records

Related Subjects

97 MATHEMATICS AND COMPUTING