D{O} upgrade muon electronics design
The planned luminosity for the upgrade is ten times higher than at present (L {approximately} 10{sup 32}cm{sup {minus}2}s{sup {minus}1}) and involves a time between collisions as small as 132 ns. To operate in this environment, completely new electronics is required for the 17,500 proportional drift tubes of the system. These electronics include a deadtimeless readout, a digital TDC with about 1 ns binning for the wire signals, fast charge integrators and pipelined ADCs for digitizing the pad electrode signals, a new wire signal triggering scheme and its associated trigger logic, and high level DSP processing. Some test results of measurements performed on prototype channels and a comparison with the existing electronics are presented.
- Research Organization:
- Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
- Sponsoring Organization:
- USDOE, Washington, DC (United States)
- DOE Contract Number:
- AC02-76CH03000
- OSTI ID:
- 10103882
- Report Number(s):
- FNAL/C-94/370; CONF-941061-9; ON: DE95003744; TRN: AHC29502%%134
- Resource Relation:
- Conference: Institute of Electrical and Electronic Engineers (IEEE) nuclear science symposium and medical imaging conference,Norfolk, VA (United States),30 Oct - 5 Nov 1994; Other Information: PBD: Nov 1994
- Country of Publication:
- United States
- Language:
- English
Similar Records
A 96-channel FPGA-based time-to-digital converter
D-Zero muon readout electronics design
Related Subjects
43 PARTICLE ACCELERATORS
FERMILAB TEVATRON
DRIFT CHAMBERS
ELECTRONIC EQUIPMENT
MODIFICATIONS
MUON DETECTION
READOUT SYSTEMS
ANALOG-TO-DIGITAL CONVERTERS
TRIGGER CIRCUITS
BEAM LUMINOSITY
440104
430303
HIGH ENERGY PHYSICS INSTRUMENTATION
EXPERIMENTAL FACILITIES AND EQUIPMENT