A review of specification and verification methods for parallel programs, including the dataflow approach
Journal Article
·
· Proceedings of the IEEE (Institute of Electrical and Electronics Engineers); (USA)
- Texas Univ., Arlington, TX (USA). Dept. of Computer Science
Parallel programs are usually described informally, and these descriptions are implemented on parallel computer systems. When a program does not run correctly, it is often very difficult to determine whether the program description or the implementation is incorrect. This has led to the search for more formal descriptions of parallel programs, and proof systems for the verification of the implementations. In this paper, the authors introduce some such formal methods for the specification and verification of parallel programs. They describe a method that is based on dataflow graphs.
- OSTI ID:
- 7131144
- Journal Information:
- Proceedings of the IEEE (Institute of Electrical and Electronics Engineers); (USA), Vol. 77:12; ISSN 0018-9219
- Country of Publication:
- United States
- Language:
- English
Similar Records
Assessing the benefits of fine-grain parallelism in dataflow programs
Message flow analysis for static deadlock detection and run-time verification in parallel programming
Executing a program on the MIT tagged-token dataflow architecture
Journal Article
·
Fri Jan 01 00:00:00 EST 1988
· Int. J. Supercomput. Appl.; (United States)
·
OSTI ID:7131144
Message flow analysis for static deadlock detection and run-time verification in parallel programming
Miscellaneous
·
Sun Jan 01 00:00:00 EST 1989
·
OSTI ID:7131144
Executing a program on the MIT tagged-token dataflow architecture
Journal Article
·
Thu Mar 01 00:00:00 EST 1990
· IEEE Transactions on Computers (Institute of Electrical and Electronics Engineers); (USA)
·
OSTI ID:7131144